Supplementary Materials: Prediction of a Two-Transistor Vertical QNOT Gate

Heesung Han and Chang-Hyun Kim *

Figure S1. Power consumption.
Figure S2. Vertical and horizontal inverter comparison: (a) VTC, (b) IDD comparison. (c) Hole concentration inside the PFET at Vin = 2 V (level “2”) in the horizontal inverter.
Figure S3. Scaling property.