A High Gain Modified Quadratic Boost DC-DC Converter with Voltage Stress Half of Output Voltage

Anindya Sundar Jana 1, Chang-Hua Lin 1,*, Tzu-Hsien Kao 1 and Chun-Hsin Chang 2

1 Department of Electrical Engineering, National Taiwan University of Science & Technology, Taipei 106, Taiwan; d10907808@mail.ntust.edu.tw (A.S.J.); shyan2812@hotmail.com (T.-H.K.)
2 Undergraduate Program of Vehicle and Energy Engineering, National Taiwan Normal University, Taipei 106, Taiwan; cchsin@ntnu.edu.tw
* Correspondence: link@mail.ntust.edu.tw; Tel.: +886-2-2370-3289

Abstract: The application of the high gain boost DC-DC converter is gaining more attention due to an increasingly wide range of applications for sustainable green energy solutions, as well as other high voltage applications. In this study, a modified high gain quadratic boost converter is proposed using a single switch. The proposed topology is a member of the family of the non-isolated category with a common ground feature and can operate in a wide range of duty ratios, and is able to provide the required voltage gain. In this proposed circuit configuration, a dual voltage boost cell was formed by incorporating two capacitors in series with two inductors of a conventional quadratic boost converter. Additionally, a capacitor was integrated with a second voltage boost cell. This special configuration increases the voltage gain as well as reduces the voltage stress across the switch. To show its feasibility, a 200-W prototype setup with 48 V input and 400 V output was designed, and the required PWM signal was fed from the microcontroller unit. A detailed analysis of the design parameters and losses are formulated and are shown in this paper. The simulation was performed in SIMPLIS software, and the experimental results agreed with the obtained output voltage gain. The proposed topology showed a peak efficiency of 94.5% at 150-W output power after considering the power losses in all the components of the PCB.

Keywords: DC-DC converter; quadratic boost converter; high voltage gain; non-isolated topology; ultra-fast recovery diode

1. Introduction

The global warming problem is becoming more severe nowadays, due to which, research across all disciplines to reduce greenhouse gases is ongoing. Generally, the burning of fossil fuels is the largest source of greenhouse gas production [1]. To make our environment cleaner, renewable energy is the most effective solution currently available. Although nuclear energy has the potential to provide sustainable green energy, its post-process (i.e., containing the nuclear waste) is very dangerous to our environment, and its harmful effect will continue for many years because of the exponential decay process [2]. Renewable energy, mainly solar power-based energy, is the only viable source for enormous amounts of energy, which very soon could fully substitute fossil fuel-based energy systems [3]. However, due to certain limitations, each solar photovoltaic cell generates a very low output voltage in terms of DC bias, whereas many appliances which utilize electricity have until now required a much higher voltage level, both in terms of AC and DC. In order to boost the output voltage and power level, a series and parallel connection of solar cells were performed, but that is still not sufficient enough [4]. On the other hand, the output voltage of the solar module can provide a maximum of 48 V, so to provide the required voltage level for the electronics, a converter is required that offers the necessary solution by working in the form of energy conversion, i.e., a boost converter. Additionally,
appliances that require a voltage level in the range of the available bias that a solar module can provide are still in need of a buck-boost converter [5–7] to maintain the voltage regulation. Moreover, as transportation systems are shifting from fossil fuel-based power to electric vehicles [8], in order to drive the vehicles the power converter needs to be capable enough to provide a sufficient voltage level for the inverter to drive the main drive system, i.e., high rated induction motor including the other application parts of the electric vehicle [9]. In addition, the application of high voltage gain DC-DC converters for industrial application has been seen for a long time [10], and in the future, they need to become more compact and sophisticated to maintain the sustainability for an application in industry 4.0 [11–14]. As a result, the research on boost DC-DC converters is drawing more and more attention as their potential application is increasing substantially. In Figure 1 the general application of DC-DC converter is presented.

![Figure 1. Application of integrated DC-DC converter for the next-generation energy system.](image)

In general, theoretically, the well-known traditional simple boost converter can achieve a high gain (i.e., 10 times) at a duty ratio near 90–95%, but practically, it is impossible to achieve due to the presence of parasitic resistance in passive components, as it limits the charging current in the inductor loop [15]. Additionally, operating at a very high duty cycle may create a reverse recovery problem for the power diode, so it reduces the system performance by increasing the conduction loss of the converter, which further limits the system efficiency [10]. To overcome all these challenges, the operation of the boost converter is preferable at a lower duty ratio [16]. The reported quadratic boost topology has the potential to boost the voltage level by following the quadratic equation, which, interestingly, can provide much higher voltage gain at a lower duty ratio [17]. In addition, several other techniques have been extensively employed to boost the voltage gain, and the Voltage Multiplier Cell (VMC)-based configuration is one of them [18]. A switched capacitor-based DC-DC converter has already been reported by various research groups [19,20]. Though it has a very simple structure and is an effective technique that provides a high voltage gain by reserving a very low space for the converter, a high inrush current is one of the major problems for this switched capacitor VMC-based boost converter. To overcome this issue, numerous different topologies have also been reported so far [21–27]. Additionally, the high gain boost converter can also be classified as isolated and non-isolated types. Normally, the isolated topology uses magnetic coupling (i.e., coupled inductor) between the source and load to provide the isolation [21–25]. Moreover, coupled inductor-based proposed converters are quietly very popular due to their capability for providing very high voltage gain by changing the turn ratio, but an extra clamp circuit is needed to improve the system efficiency [28,29]. Moreover, though it increases the voltage
gain a more precise magnetic design is also needed. In addition, in most of the reported
coupled inductor-based boost converters, the authors have designed the magnetics by a
1:1 or sometimes 1:2 turn ratio [28]. Owing to having complexity, the overall cost is always
increased for a coupled inductor-based configuration. Moreover, for high power applica-
tions, the resonant converter, mostly the LLC topology, has been showing its potential
over recent decades. However, from the cost and control point of view, it is much more
complex, and the complexity level increases when more switches are used for the possible
application [26,27]. Another major drawback of the conventional boost and conventional
quadratic boost converter is the voltage stress across the switching device, which is very
high as the value of the stress voltage is exactly equal to the output voltage [29–31]. Many
research groups have already proposed new techniques that can reduce the voltage stress
up to a certain limit [32,33]. Although some reported results have reduced the voltage stress
across the switch but in order to do that, in most cases, the converter lost its simple
common ground feature [34,35]. So, the integration of more passive components with se-
ries and parallel inductors of quadratic boost topology is one of the potential solutions for
non-isolated based QBC, which not only helps to increase the voltage gain with lower
duty but also fulfills the general requirement by reducing the voltage stress across the
switch including the easy control technique. Additionally, inductors dominated by VMC
utilize more inductors (i.e., more than two inductors) which further increases the con-
verter size [36].

In this study, a new, modified high gain quadratic boost converter is presented,
which was constructed with consecutive mixed voltage boost cells. The proposed con-
verter could be used in various applications where a non-isolated high gain DC-DC con-
verter could be considered. It has various advantages over recently reported non-high
gain DC-DC boost converters, which are listed as follows.
1. Using only a single switch, the high voltage gain is achieved, which is the first poten-
tial advantage over other reported studies where more switches have been used to
boost the voltage level.
2. Another advantage is the control strategy which is generally very easy for a single
switch-based topology.
3. The voltage stress across the power MOSFET switch of the proposed study is very
low, which is half of the output voltage.

The detailed circuit description of the proposed topology with the proper evolution
process is discussed in the following section, and then the ideal and non-ideal voltage gain
is calculated. After that, the design of the passive components and the efficiency calcula-
tion was conducted. In the later section, the comparison study was conducted, followed
by the simulation and experiment results analysis. In the later section, the gain and phase
plots are shown for stability analysis.

2. Evolution of the Proposed Modified Quadratic Boost Converter

2.1. Conventional Quadratic Boost Converter

The conventional quadratic boost converter is comprised of two inductors, \( L_1 \) and \( L_2 \),
three diodes, \( D_1 \), \( D_2 \), and \( D_3 \), a single switch, and two capacitors, \( C_1 \) and \( C_2 \). The circuit
diagram of the CQBC is shown in Figure 2.

In a conventional quadratic boost converter, during the first mode of operation, when
the switch is on, the inductor \( L_1 \) is charged by the source voltage, whereas the inductor \( L_2 \)
is charged by the capacitor \( C_1 \). At this instance, the diode \( D_1 \) will be on reverse bias, and
the output capacitor, \( C_0 \), will transfer the energy to the load. During the second mode, the
diode, \( D_3 \), will be on reverse bias, and both of the inductors transfer the energy to the load
through diodes \( D_2 \) and \( D_3 \) with a boosted voltage, following the voltage gain formula
\[
\frac{1}{(1-d)^2}
\]
where the two capacitors store the energy.
2.2. Quadratic Boost Converter with Single Voltage Lift Cell

In this modified QBC shown in Figure 3, the additional capacitor $C_2$ is connected in series with inductor $L_2$, which plays a significant role in boosting the output voltage as well as reducing the voltage stress across the switch. In this topology, when the switch is on, the capacitor $C_1$, which transfers the energy to the inductor $L_2$, also charges the capacitor $C_2$ through the diode $D_2$ at the same time the inductor $L_1$ is energized by the input voltage. During the second mode of operation, both the inductor $L_1$, $L_2$, and capacitor $C_2$ are involved in boosting the output voltage. The output voltage of this modified topology is higher than the conventional quadratic boost converter, followed by the voltage gain formula $\frac{(2-d)^2}{(1-d)^2}$. The voltage stress of this proposed topology is reduced significantly to a certain limit which is another advantage over the CQBC.

2.3. Quadratic Boost Converter with Dual Voltage Lift Cell

Further, the output voltage can be boosted by implementing the same technique with the first inductor, $L_1$. The proposed circuit topology by Shahrukh khan et al. [37] is shown in Figure 4 where two capacitors, $C_1$ and $C_2$, are connected in series with the inductors $L_1$ and $L_2$ respectively.

During the first mode of operation, the first voltage lift cell (i.e., $L_1$ and $C_1$) is charged by the source voltage through diode $D_2$. In this mode, the necessary charging current for the capacitors $C_1$ and $C_2$ is provided by the source through the diode $D_1$ and $D_3$ respectively. Whereas, the second voltage lift cell (i.e., $L_2$ and $C_2$) is charged by the capacitor $C_3$. During mode 2, the four passive components (i.e., $L_1$, $L_2$, $C_1$, $C_2$) transfer the energy to the load with a voltage gain following $\frac{(2-d)^2}{(1-d)^2}$. In [37], the characteristics of the converter were proposed and studied.
2.4. Proposed Modified Quadratic Boost Converter with Integrated Dual Voltage Lift Cell

The generalized circuit diagram of the proposed converter is depicted in Figure 5. The studied high gain boost converter consists of two inductors, L₁ and L₂, five capacitors C₁, C₂, C₃, C₄, C₅, and six diodes D₁, D₂, D₃, D₄, D₅, D₆, and most importantly, a single power MOSFET switch S₁. The first voltage boost cell consists of four components, i.e., L₁, C₁, D₁, D₂, whereas the second integrated voltage boost cell consists of five components, i.e., L₂, C₂, C₃, D₃, and D₄. Both the configuration during two-mode of operation is discussed in a later section. In order to calculate the ideal voltage gain of the proposed converter, it was assumed that all the passive components were lossless and ideal. Additionally, the diode forward voltage drops and the parasitic resistance were ignored for calculating the ideal voltage gain, whereas, in the later section, the non-ideal voltage gain was calculated considering the diode forward voltage drop. Details of the characteristics of the two-mode operation are discussed as follows.

2.4.1. Operation Principle and Ideal Voltage Gain Calculation, Continuous Current Mode (CCM)

Mode 1 [0, DT]: Switch ON, D₁, D₂, D₃ ON

When the switch was turned on by the PWM signal, the drain terminal was connected to the ground internally; as a result, the energy transfer process occurred from the source to the passive component and from the passive component to other passive components (i.e., capacitor to inductor). The corresponding circuit configuration is shown in Figure 6. During this mode of operation, the diodes D₁, D₂, and D₃ will be forward biased and will carry the necessary current to transfer the energy. The diodes D₄, D₅, and D₆ will be reverse biased during the first mode of operation. The inductor L₁ and capacitor C₁ are charged by the source voltage (i.e., Vₛ) through diode D₂, where the charging current of the capacitor C₁ is supplied by the diode D₁. In the second integrated voltage lift cell, the capacitor
C3 transfers the energy directly into the inductor L2, and the capacitor C2 is charged by the summation of the voltage source supplied by the capacitors C3 and C4. On the other hand, the output capacitor C0 transfers the necessary load current to the load.

Figure 6. Circuit configuration during the first mode of operation.

The characteristics equations during the first mode of operation are as follows.

\[ V_{L1} = V_{in} = L_1 \frac{di_{L1}}{dt} \]  
\[ V_{C1} = V_{in} \]  
\[ V_{L2} = V_{C3} = L_2 \frac{di_{L2}}{dt} \]  
\[ V_{C2} = V_{C3} + V_{C4} \]  
\[ V_{C0} = -V_0 \]  

Mode 2 [DT, T]: Switch OFF, D4, D5, D6 ON

During this interval period, the switch was turned off, ideally with the withdrawal of the PWM signal. The corresponding circuit configuration during mode 2 is shown in Figure 7. In this mode of operation, the energy is directly transferred from the source to the load through the passive component, and it transfers the energy to the other passive component (i.e., C3, C4). The diodes D4, D5, and D6 will be in reverse bias; on the other hand, the D5 and D6 will carry the necessary current for the load. The charging current for capacitor C4 is provided by the inductor L2 through diode D4.

Figure 7. Circuit configurations for the second mode of operation.

The characteristics equation during this mode is derived in the following section.
\[ V_{L1} = V_{in} + V_{C1} - V_{C3} \]  \hspace{1cm} (6)

\[ V_{L1} = 2V_{in} - V_{C3} \]  \hspace{1cm} (7)

\[ V_{C4} = -V_{L2} \]  \hspace{1cm} (8)

\[ V_{L2} = V_{C3} + V_{C2} - V_0 \]  \hspace{1cm} (9)

Putting the Equation from (8) and (9) into the Equation (4)

\[ V_{C2} = V_{C3} + (-V_{C3} - V_{C2} + V_0) \]  \hspace{1cm} (10)

\[ 2V_{C2} = V_0 \]  \hspace{1cm} (11)

\[ V_{C2} = \frac{V_0}{2} \]  \hspace{1cm} (12)

To obtain the voltage gain, the volt-second method is applied on both Inductor \( L_1 \) and \( L_2 \). The equations are as follows.

\[ \int_0^T V_{L1}(t) \cdot dt = 0 \]  \hspace{1cm} (13)

\[ V_{in} \times dT + (2V_{in} - V_{C3}) \times (1 - d)T = 0 \]  \hspace{1cm} (14)

\[ V_{C3} = \frac{(2 - d)}{(1 - d)} \]  \hspace{1cm} (15)

\[ \int_0^T V_{L2}(t) \cdot dt = 0 \]  \hspace{1cm} (16)

\[ V_{C3} \times dT + (V_{C3} + V_{C2} - V_0) \times (1 - d)T = 0 \]  \hspace{1cm} (17)

Putting the value of \( V_{C2} \) from Equation (12) to Equation (17) the below equation is obtained.

\[ V_{C3} \times dT + \left( V_{C3} - \frac{V_0}{2} \right) \times (1 - d)T = 0 \]  \hspace{1cm} (18)

\[ V_0 = \frac{2}{(1 - d)} \times V_{C3} \]  \hspace{1cm} (19)

Putting the value of \( V_{C3} \) from Equation (15) to Equation (20) the ideal voltage gain of the proposed converter is calculated as follows.

\[ V_0 = \frac{2(2 - d)}{(1 - d)^2} \times V_{in} \]  \hspace{1cm} (20)

\[ Voltage \ gain \ (M) = \frac{V_0}{V_{in}} = \frac{2(2 - d)}{(1 - d)^2} \]  \hspace{1cm} (21)

2.4.2. Non-Ideal Voltage Gain Calculation Considering the Diode Voltage Drop

The diode’s voltage drop is one of the main factors for concern for the deviation of the output voltage from the actual voltage gain. For the non-isolated-based high gain quadratic boost converters, mainly in voltage boost cells-based QBC, there are more diodes to store the energy in the passive components (i.e., the extra passive components for boosting the voltage). The voltage reduction at each step is added together and reflected in the output voltage gain. The equivalent series resistance (ESR) value of each passive component was considered negligible. In the below section, the voltage gain is formulated considering the diode’s forward voltage drop (i.e., \( V_0 \)) following the same previous method as discussed in the earlier section.

Mode 1 \([0, DT]\):
Referring to Figure 6, during mode 1 the characteristics equations are as follows

\[
V_{l1} = V_{in} - V_D \\
V_{c1} = V_{in} - 2V_D \\
V_{l2} = V_{c3} \\
V_{c2} = V_{c3} + V_{c4} - V_D
\]  

(22)  
(23)  
(24)  
(25)  

Mode 2 [DT, T]:

Referring to Figure 7, during mode 2 the corresponding equations are as follows

\[
V_{l1} = V_{in} + V_{c1} - V_{c3} - V_D \\
V_{l1} = 2V_{in} - V_{c3} - V_D \\
V_{c4} = -V_{l2} + V_D \\
V_{l2} = V_{c3} + V_{c2} - V_o - V_D
\]  

(26)  
(27)  
(28)  
(29)  

Now applying the volt-sec balance method to the inductor \( L_1 \) the corresponding voltage gain was calculated and is shown below.

\[
V_{c3} = \frac{2 - d}{1 - d} V_{in} - \frac{3 - 2d}{1 - d} V_D
\]  

(30)  

Applying the volt-sec method on Inductor \( L_2 \) and the derived non-ideal voltage gain is shown as follows

\[
V_0 = \frac{2(2 - d)}{(1 - d)^2} V_{in} - \frac{7 - 6d + d^2}{(1 - d)^2} V_D
\]  

(31)  

The related waveform of the ripple current of the inductor, ripple voltage of the capacitor, and the current waveform of the diode and switch are depicted in Figure 8.

![Figure 8](image-url)  

**Figure 8.** Minimum inductors value requirement for the operation of CCM and DCM and Boundary condition mode (a) value of inductor \( L_1 \) vs. duty cycle, (b) value of inductor \( L_2 \) value vs. duty cycle for 150 W load, \( V_{in} \) 48 V, \( V_{out} \) 400 V.

3. Design Considerations

3.1. Design of the Inductor

The inductors for this proposed topology were designed based on the current ripple and the applied voltage across it. The differential equation for each of the inductor during the first mode of operation is stated as follows. The minimum requirement value of the
The average current through $L_1$ and $L_2$ are as follows

$$I_{L1} = \frac{2I_0}{(1-d)^2} = \frac{2V_0}{(1-d)^2R}$$  \hfill (38)$$

$$I_{L2} = \frac{2I_0}{(1-d)} = \frac{2V_0}{(1-d)R}$$  \hfill (39)

$$(I_{L1})_{\text{min}} = \frac{2V_0}{(1-d)^2R} - \frac{V_{in}dT}{2L_1}$$  \hfill (40)

$$L_1 \geq \frac{d(1-d)^4R}{8(2-d)f_{sw}}$$  \hfill (41)

$$(I_{L2})_{\text{min}} = \frac{2V_0}{(1-d)R} - \frac{d(2-d)V_{in}T}{2(1-d)L_2}$$  \hfill (42)

$$L_2 \geq \frac{d(1-d)^2R}{8f_{sw}}$$  \hfill (43)

In Figure 8 the value of the minimum inductor vs. duty cycle was plotted from Equation (41) and Equation (43) for the condition of the CCM, DCM, and Boundary condition mode operating mode.

3.2. Selection of the Capacitor

The capacitor was designed based on the ripple voltage $\Delta V_{c}$, the charging current following through it, the duty cycle, and the switching frequency $f_{sw}$ respectively. The corresponding differential equation of each capacitor was formulated and is given below.

$$\begin{align*}
C_1 &= \frac{\Delta Q_1}{\Delta V_{C1}} = \frac{\Delta L_{C1}dT}{\Delta V_{C1}} = \frac{(2-d)dV_0}{(1-d)^2\Delta V_{C1}f_{sw}R} \\
C_2 &= \frac{\Delta Q_2}{\Delta V_{C2}} = \frac{\Delta L_{C2}dT}{\Delta V_{C2}} = \frac{(2-d)dV_0}{(1-d)\Delta V_{C2}f_{sw}R} \\
C_3 &= \frac{\Delta Q_3}{\Delta V_{C3}} = \frac{\Delta L_{C3}dT}{\Delta V_{C3}} = \frac{(2-d)dV_0}{(1-d)^2\Delta V_{C3}f_{sw}R} \\
C_4 &= \frac{\Delta Q_4}{\Delta V_{C4}} = \frac{\Delta L_{C4}dT}{\Delta V_{C4}} = \frac{(2-d)dV_0}{(1-d)\Delta V_{C4}f_{sw}R} \\
C_0 &= \frac{\Delta Q_0}{\Delta V_{C0}} = \frac{l_{CO}dT}{\Delta V_{C0}} = \frac{dV_0}{R\Delta V_{C0}f_{sw}}
\end{align*}$$  \hfill (44)
3.3. Voltage Stress across Switching Device and Power Diode

The ideal voltage stress across power switch and power diodes are formulated and are shown as follows. In Figure 9 the steady state voltage and current waveform of each components is shown.

\[
\begin{align*}
V_{sw} &= \frac{V_0}{2} \\
V_{D1} &= \frac{V_{in}}{1 - d} \\
V_{D2} &= \frac{(1 - d)^2}{1 - d} \\
V_{D3} &= V_{D4} = \frac{V_0}{2} \\
V_{DS} &= V_{C3} - V_{in} = \frac{V_{in}}{1 - d} \\
V_{D6} &= \frac{V_0}{2}
\end{align*}
\]

(45)

Figure 9. The corresponding steady-state waveform of CCM mode.
4. Formulation of Power Loss of the Proposed Studied Topology

To calculate the efficiency, the loss model was developed by considering the loss due to the parasitic resistance in each component of the system. In Figure 10, the corresponding circuit configuration is depicted.

![Figure 10. Equivalent circuit diagram of the studied converter with parasitic elements in each component.](image)

4.1. Power Losses Calculation in Power Switch

The RMS current-carrying by the switch is denoted as $i_{SW_{rms}}$ and $P_{SW}$ and $P_{on+off}$ are the conduction loss and switching loss of the switch. The corresponding formulated loss is calculated and is shown below.

\[
\begin{align*}
\frac{i_{SW_{rms}}}{(1-d)^2} & = \left(\frac{3 + 2d^2 - d^2}{6} \right) < i_0 > \\
P_{SW_{Con}} = i_{SW_{rms}} \cdot r_{SW} & = \frac{(3 + 2d - d^2)^2}{6} < i_0 > ^2 r_{SW} \\
P_{SW} & = \frac{1}{2T_s} (< i_s > V_s)(t_{on} + t_{off}) \\
\end{align*}
\]

(46)

4.2. Power Losses Calculation in Power Diodes

The RMS current following through the diode is represented as $i_{DX_{rms}}$. The power loss due to ESR of the diodes is denoted as $P_{rDx}$ and another loss due to the forward voltage drop is denoted as $P_{FWDx}$. So, the power loss in each diode is represented as

\[
\begin{align*}
P_{DX} & = V_{FWD1} \times < i_{DX} > + i_{DX_{rms}} \cdot r_{DX} \\
i_{DX_{rms}} & = \left(\frac{2}{1-d}\right) < i_0 > \\
P_{D1} & = V_{FWD2} \frac{2}{1-d} + \frac{4}{d(1-d)^2} r_{D2} \\
i_{D2_{rms}} & = \left(\frac{2}{1-d}\right) < i_0 > \\
P_{D2} & = V_{FWD2} \left(\frac{2}{1-d} + \frac{4}{d(1-d)^2} < i_0 > \right) r_{D2} \\
i_{D3_{rms}} & = \frac{< i_0 >}{\sqrt{d}} \\
P_{D3} & = V_{FWD3} < i_0 > + \frac{< i_0 > ^2}{d} r_{D3} \\
\end{align*}
\]

(47, 48, 49, 50)
The total loss by the diode can be added together and represented as

\[ P_{D_{total}} = \sum_{i=1}^{6} P_{Di} \]

4.3. Power Losses in the Inductor Due to ESRs

The Root mean square current through the inductor is notified as \( i_{Lx_{rms}} \). The ESRs and the associated power loss are denoted as \( r_{Lx} \) and \( P_{Lx} \).

\[
\begin{align*}
    i_{L1_{rms}} &= \frac{2 < i_0 >}{(1 - d)^2} \\
    P_{L1} &= i_{L1_{rms}}^2 r_{L1} = \frac{4 < i_0 >^2}{(1 - d)^4} r_{L1} = \frac{4 < i_0 >^2 r_{L1}}{d(1 - d)^3} P_0 \\
    i_{L2_{rms}} &= \frac{2 < i_0 >}{(1 - d)} \\
    P_{L2} &= i_{L2_{rms}}^2 r_{L2} = \frac{4 < i_0 >^2}{(1 - d)^2} r_{L2} = \frac{4 < i_0 >^2 r_{L2}}{(1 - d)^2} P_0
\end{align*}
\]

The total loss because of the ESRs of the Inductor can be obtained as

\[ P_{I_{total}} = \sum_{i=1}^{2} P_{Li} \]

4.4. Power Losses in the Capacitor

The power loss in a capacitor due to the parasitic resistance present in a capacitor is calculated by considering the RMS current flowing through each capacitor and is denoted as \( P_{Cx} \). The equivalent series resistance (i.e., ESR) of each capacitor is represented by \( r_{Cx} \).

\[
\begin{align*}
    i_{C1_{rms}} &= \frac{2 < i_0 >}{\sqrt{(1 - d)(1 - d)}} \\
    P_{C1} &= i_{C1_{rms}}^2 r_{C1} = \frac{4 < i_0 >^2}{d(1 - d)^3} r_{C1} = \frac{4 < i_0 >^2 r_{C1}}{d(1 - d)^3} P_0 \\
    i_{C2_{rms}} &= \frac{< i_0 >}{\sqrt{d(1 - d)}} \\
    P_{C2} &= i_{C2_{rms}}^2 r_{C2} = \frac{< i_0 >^2}{d(1 - d)} r_{C2} = \frac{< i_0 >^2 r_{C2}}{d(1 - d)} P_0
\end{align*}
\]
\[
\begin{align*}
\begin{cases}
  i_{c3,\text{rms}} = \frac{(1 + d) < i_o >}{(1 - d)\sqrt{d}1 - d} \\
  P_{c3} = i_{c3,\text{rms}}^2 r_{c3} = \frac{(1 + d)^2 < i_o >^2}{d(1 - d)^3} r_{c3} = \frac{(1 + d)^2 < i_o >^2 r_{c3} p_0}{d(1 - d)^3} R
\end{cases}
\end{align*}
\tag{57}
\]
\[
\begin{align*}
\begin{cases}
  i_{c4,\text{rms}} = \frac{< i_o >}{d(1 - d)} \\
  P_{c4} = i_{c4,\text{rms}}^2 r_{c4} = \frac{< i_o >^2}{d(1 - d)} r_{c4} = \frac{< i_o >^2 r_{c4} p_0}{d(1 - d)} R
\end{cases}
\end{align*}
\tag{58}
\]
\[
\begin{align*}
\begin{cases}
  i_{c0,\text{rms}} = \frac{\sqrt{d} < i_o >}{\sqrt{(1 - d)}} \\
  P_{c0} = i_{c0,\text{rms}}^2 r_{c0} = \frac{d < i_o >^2}{(1 - d)} r_{c0} = \frac{d < i_o >^2 r_{c0} p_0}{(1 - d)} R
\end{cases}
\end{align*}
\tag{59}
\]

Considering all working capacitors, the total accumulated loss can be calculated as

\[P_{\text{ctotal}} = \sum_{i=1}^{5} P_{ci}\]

The total efficiency of the proposed converter was calculated by the below equation

\[\eta = \frac{P_0}{P_0 + P_{\text{ctotal}} + P_{\text{Dtotal} + p_{SW}}}\]

\[\tag{60}\]

5. Comparison Analysis

A summary of recently proposed high gain, mostly quadratic boost-based topology, is discussed in this section. Table 1 represents the summary of the recently reported high gain boost topology, tabulating from where it specifies a few important characteristic parts of each proposed topology (i.e., components count normalized switch’s voltage stress, etc.). From the specification table, it can be observed that the performance of the high gain boost converter depends on so many factors of the converter specification. It can also be noted that though the desirable performance of the high gain boost is suitable based on low voltage stress and a high voltage gain capability, sometimes it may require many passive components. So, a trade-off must be given in order to select for perfect application.

**Table 1.** Comparison with a similar non-Isolated boost converter.
In the comparison table, topology 9 proposed by Shahrukh khan et al. [37] has been reported recently, and the voltage gain of the proposed topology is denoted in Table 1. In this article, our proposed topology has already overcome the voltage gain, and the normalized voltage stress was reduced compared to their study. Figure 11 presents the ideal voltage gain vs. duty ratio of the reported literature survey from Table 1. The figure justifies the voltage gain profile of the studied circuit configuration. In the later section, the voltage gain is verified by the simulated results as well as by the experimental results.

![Figure 11. The voltage gain comparison plot of the recently reported proposed study.](image)

### 6. Results and Discussion

This section describes the qualitative performance of the proposed high gain quadratic boost converter. The complete specification of the proposed converter is specified in the following section. A comprehensive list of the parameter’s specifications is given in Table 2. The inductor of the proposed converter was designed in our laboratory following Equations (33) and (35). For the design of the inductor, an ‘E’ type ferrite core was used, and the turn ratios were calculated theoretically. The required air gap was added by electrical tape, and the inductance was measured at the same time. All other components, capacitor, power MOSFET, Driver IC, and STM32-MCU unit were purchased. The corresponding duty ratio for 400 V output voltage was calculated from the non-ideal voltage gain Equation (31).

### Table 2. Component specifications of the proposed converter.

<table>
<thead>
<tr>
<th>Component</th>
<th>Specification</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>24–48 V</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>(400–408) V</td>
</tr>
<tr>
<td>Duty ratio</td>
<td>0.2–0.6</td>
</tr>
<tr>
<td>$f_{sw}$</td>
<td>50 kHz</td>
</tr>
<tr>
<td>Component</td>
<td>Specification</td>
</tr>
<tr>
<td>--------------------</td>
<td>-------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Capacitors</td>
<td>C1 = 220 μF/100 V/0.1 Ω, C2 = 100 μF/250 V/0.1 Ω, C3 = C1 = 100 μF/250 V/0.1 Ω</td>
</tr>
<tr>
<td>Inductor</td>
<td>L1 = 300 μH, L2 = 600 μH, ESR = 0.2 Ω</td>
</tr>
<tr>
<td>Power MOSFET</td>
<td>SPW52N50C3, 560 V, 52 A 0.07 Ω</td>
</tr>
<tr>
<td>Diodes</td>
<td>CMPFCD86, (600 V, Vf=1.5 V, If=8 A)</td>
</tr>
<tr>
<td></td>
<td>RF1501TF3S(SIMPLIS) (600 V, Vf=1.5 V, If=8 A)</td>
</tr>
<tr>
<td>Microcontroller</td>
<td>STM32, Nucleo H743ZI2</td>
</tr>
<tr>
<td>Gate Driver IC</td>
<td>TLP250H</td>
</tr>
<tr>
<td>Fuse</td>
<td>6.3 A</td>
</tr>
<tr>
<td>Power supply</td>
<td>Chroma programmable DC power supply, 621OOH-600S</td>
</tr>
<tr>
<td>Input Power</td>
<td>158.6 W</td>
</tr>
<tr>
<td>Output Power</td>
<td>150 W</td>
</tr>
<tr>
<td>Load Resistance</td>
<td>Chroma programmable electronic load simulator model 63. 1075 Ω, Io=0.374 A</td>
</tr>
</tbody>
</table>

6.1. Simulation Results and Potential Verification

To validate the performance of the converter, the proposed circuit was stimulated in SIMPLIS software. The circuit parameter value was selected exactly as described in Table 2. The only difference in the simulation configuration is the power diode. A different diode model (RF1501TF3S) has been chosen due to not having the same diode model number of the diode in SIMPLIS simulation software, which has the same specification as compared to the used diode model (i.e., CMPFC86) for experimental verification. The simulation was carried out with an input voltage of 48 V at a switching frequency of 50 kHz. All of the components were selected as ideal components. The load resistance was selected according to the 150-W output power. Figure 12 shows the circuit configuration from SIMPLIS software.

![Figure 12. Pictorial representation of proposed circuit simulated in SIMPLIS software.](image-url)

Simulation Results of the Proposed Boost Converter at Duty d = 0.4, Output Power 150-W

Though the actual duty cycle was considered 0.4, in the experimental section, the MOSFET was not turned off at exactly at the duty cycle of 0.4; instead, it was turned off at duty 0.402 due to the Miller effect. So, the simulation was carried out by selecting the duty cycle of 0.402 and the corresponding theoretical output voltage, referring to Equation (22) was calculated as 428 V. However, due to the presence of a diode forward voltage drop the actual voltage deviates, and as a result the real voltage gain is always lower than the ideal gain. From the datasheet of the diode’s model, the forward voltage drops (i.e.,
1.5 V) of the diode were taken into consideration, and referring to Equation (31), the actual output voltage was calculated (i.e., 408 V). However, due to the presence of parasitic resistance in the passive component, the actual voltage is further reduced, which is reflected in the experimental results in the later section.

In Figure 13, the simulated waveform of the (a) input voltage \( V_{\text{in}} \), (b) duty cycle \( V_{\text{gs}} \), (c) switch voltage stress of the switch \( V_{\text{DS}} \), and (d) output voltage \( V_0 \) are shown, respectively. The results show that the output voltage obtained by the simulation was about 408 V which is matching, according to the previously discussed value. The voltage stress of the diodes is shown in Figures 14 and 15. The voltage across each of the working capacitors is shown in Figure 16, whereas the plot of the inductor currents is shown in Figure 17, respectively.

![Figure 13. Simulated waveform of (a) input voltage \( V_{\text{in}} \), (b) duty cycle \( V_{\text{gs}} \) at duty \( d = 0.402 \), (c) switch’s voltage stress \( V_{\text{DS}} \), and (d) output Voltage \( V_0 \).](image13)

![Figure 14. Simulated waveform of (a) duty cycle \( V_{\text{gs}} \) at duty \( d = 0.402 \), (b) Voltage stress of diode D1 \( V_{\text{D1}} \), (c) Voltage stress of diode D2 \( V_{\text{D2}} \), and (d) Voltage stress of diode D3 \( V_{\text{D3}} \).](image14)
**Figure 15.** Simulated waveform of (a) duty cycle ($V_{gs}$) at duty $d = 0.402$, (b) Voltage stress of diode D4 ($V_{ds}$), (c) Voltage stress of diode D5 ($V_{ds}$), and (d) Voltage stress of diode D6 ($V_{ds}$).

**Figure 16.** Simulated waveform of (a) duty cycle ($V_{gs}$) at duty $d = 0.402$, (b) Capacitor ($C_3$) voltage ($V_{C3}$), (c) Capacitor ($C_2$) voltage ($V_{C2}$), and (d) Capacitor ($C_1$) voltage ($V_{C1}$).

**Figure 17.** Simulated waveform of (a) duty cycle ($V_{gs}$) at duty $d = 0.402$, (b) Inductor ($L_1$) Current ($I_{L1}$), (c) Inductor ($L_2$) Current ($I_{L2}$), and (d) Capacitor ($C_4$) voltage ($V_{C4}$).
6.2. Experimental Results and Discussion

In this section, the experimental results are discussed. To validate the potential performance of the proposed converter, a prototype capable of providing 200 W output power was developed in our lab and was tested in the laboratory environment. The hardware prototype is shown in Figure 18. The Experimental results for the 150 W output power were measured and they are thoroughly discussed in this section. The experimental waveform was obtained from the digital oscilloscope and is presented in the later section step by step.

The hardware parameters starting from passive components to the power MOSFET switch and power diodes have the same specification as in the simulation parameters and are shown in Table 2. This proposed study was tested by feeding 48 V DC input voltage and extracting 400 V DC of output voltage (i.e., range 395–405 V). The corresponding duty cycle’s value was measured and then selected to obtain the desired output from the non-ideal gain voltage formula (i.e., Equation (31)). Referring to the non-ideal voltage gain Equation (31), the calculated duty cycle was 0.4 or 40%, which refers to the exact desired output voltage. The PWM signal generated from the STMicroelectronics microcontroller unit was directly fed to the MOSFET driver circuit using the driver IC (i.e., TLP 250H) mentioned in Table 3. The electronic DC load was used for taking all the measurements.

![Hardware prototype developed in our lab.](image18)

In Figure 19, the gate pulse, input voltage, switch’s voltage stress, and output voltage are shown. A 402 V output voltage is measured at the load side experimentally and is shown in Figure 19. At duty 0.4, the actual output voltage gain is about 426 V, and, in this case, a reduction of 26 V can be seen in the experimental results, which is due to the diode’s forward voltage (i.e., due to non-ideal voltage gain, Equation (31)) as well as including some small drops associated with passive components.

![Experimental waveform of input voltage (V_in), (1) Duty cycle (V_gs) at d = 0.4, (2) Input Voltage (V_in), (3) Drain to Source voltage and (4) output voltage (V_o).](image19)
Figure 20 represents the voltage stress of diodes D1, D2, and D3. For the above-mentioned rated power rating, the corresponding voltage stress of the diodes are 75 V, 123 V, and 202 V, respectively. In Figure 21, the voltage stress across diodes D4, D5, and D6 are plotted. The measured values are \( V_{D4} = 201 \text{ V} \), \( V_{D5} = 75 \text{ V} \), and \( V_{D6} = 202 \text{ V} \), respectively. The voltage across capacitors C1, C2, and C3 are plotted in Figure 22. The corresponding measured voltages are \( V_{C1} = 47 \text{ V} \), \( V_{C2} = 200 \text{ V} \), and \( V_{C3} = 125 \text{ V} \).
The currents through both inductor L1 and inductor L2 are shown in Figure 23. The first inductor carries an average current of about 2.15 A, and the second inductor carries an average current of about 1.3 A for 150 W output power, which is in good agreement with the characteristics equation as described in Section 2. The average output current (i.e., 0.378 A) and the input current (i.e., 3.2 A) is experimentally measured and are shown in Figure 24, respectively.

![Figure 23](image1.png)

**Figure 23.** The experimental waveform of (1) Duty cycle (Vgs) at d = 0.4, (2) Inductor (L1) Current (IL1), (3) Inductor (L2) Current (IL2), and (4) Capacitor (C4) voltage (VC4).

![Figure 24](image2.png)

**Figure 24.** The experimental waveform of (1) Duty cycle (Vgs) at d = 0.4, (2) Input Current (Iin), (3) Output Current (Io).

In Table 3 the comparison of the voltage stress across the power MOSFET switch and the power diodes from the simulated results and the experimental results are shown. Both the simulated and experimental results are verified by the characteristics formula for each component.

**Table 3.** Comparison table of voltage stress of simulated results and experimental results.

<table>
<thead>
<tr>
<th>Components</th>
<th>Simulated Results</th>
<th>Experimental Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output voltage (V0)</td>
<td>408 V</td>
<td>402 V</td>
</tr>
<tr>
<td>The voltage across the switch (VDS)</td>
<td>205 V</td>
<td>201 V</td>
</tr>
<tr>
<td>Voltage stress across diode D1</td>
<td>76–76.5 V</td>
<td>75 V</td>
</tr>
<tr>
<td>Voltage stress across diode D2</td>
<td>126 V</td>
<td>123 V</td>
</tr>
<tr>
<td>Voltage stress across diode D3</td>
<td>203.5 V</td>
<td>202 V</td>
</tr>
</tbody>
</table>
The efficiency of this proposed converter was measured experimentally by considering various loads, as is shown in Figure 25. All of the data points corresponding to each load were measured, and the duty was varied for the low input voltage to obtain the fixed output voltage (i.e., 400 V). The proposed topology was designed for 48 V input voltage and 400 V output voltage; as a result, the efficiency was reduced for lower input voltage for the same load. Peak efficiency of about 94.5% was obtained at 150-W output power for this proposed high gain quadratic-based boost DC-DC topology.

| Voltage stress across diode D4 | 203.5 V | 201 V |
| Voltage stress across diode D5 | 76.3 V  | 75 V  |
| Voltage stress across diode D6 | 203 V  | 202 V |

![Efficiency plot](image1.png)

**Figure 25.** Experimentally measured efficiency plot with the variation of output load power with fixed 400 V output voltage.

### 6.3. Stability Analysis

For stability analysis, the PSIM software is used to achieve the open-loop gain, and the phase plot of the system and is shown below. Figure 26 was generated using the PSIM simulation software.

![Circuit configuration](image2.png)

**Figure 26.** Circuit configuration simulated in PSIM for small signal analysis.
The circuit configuration is exactly constructed in PSIM considering the equivalent series resistance (ESR) of each component. The gain and phase plot of the system is obtained by applying small-signal perturbation with the gate signal. In Figure 27 the corresponding bode plot is shown.

![Bode Plot](image)

**Figure 27.** Open-loop Gain plot (in dB) and Phase plot (in Hz) vs. frequency.

Figure 27 demonstrates that the system had a positive gain margin and positive phase margin (i.e., GM 10 dB, PM 25 degree). So, the close loop control can be designed easily for this proposed circuit configuration.

7. Conclusions

In this study, a modified non-isolated high gain quadratic boost topology is proposed and studied, which can achieve high voltage gain with a lower duty ratio that enables its potential application in the renewable energy sector as well as other different applications. The obtainable voltage gain for this topology is verified by both the theoretical and experimental results (i.e., in this study Vin 48 V is stepped up to 400 V output voltage). A base 94.5% efficiency is achieved for 150-W output power from the prototype circuit. The performance of the proposed high gain quadratic boost converter is validated by the experimental prototype, which is also verified by the SIMPLIS software simulation results. The gain and phase plot of the system obtained from PSIM justify that the control can be easily implemented. Further, the efficiency can be improved by reducing the switching loss (i.e., using more efficient power MOSFET) and the loss due to the ESR of the passive component.

**Author Contributions:** Conceptualization, A.S.J.; Methodology, A.S.J.; software, A.S.J., T.-H.K.; Validation, A.S.J.; Formal analysis, A.S.J.; PCB design, A.S.J., T.-H.K.; Investigation, C.-H.L.; Resources, C.-H.L.; Data curation, A.S.J.; Writing—original draft preparation, A.S.J.; writing—review and editing, C.-H.L.; project administration, C.-H.L., C.-H.C.; funding acquisition, C.-H.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the Ministry of Science and Technology, Taiwan, R.O.C., grant number MOST 110-2221-E-011-081 and MOST 110-3116-F-011-002.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.
Acknowledgments: The authors sincerely appreciate the support from the Taiwan Building Technology Center from The Featured Areas Research Center Program within the framework of the Higher Education Sprout Project by the Ministry of Education in Taiwan.

Conflicts of Interest: The authors declare no conflicts of interest.

References


