Synchronous Control Strategy with Input Voltage Feedforward for a Four-Switch Buck-Boost Converter Used in a Variable-Speed PMSG Energy Storage System

Liuchen Tai 1,*, Mingyao Lin 2, Jianhua Wang 2 and Chongsheng Hou 1

1 College of Information and Control Engineering, Weifang University, Weifang 261061, China; houchongsheng@126.com
2 School of Electrical Engineering, Southeast University, Nanjing 210096, China; mylin@seu.edu.cn (M.L.); asallenwjh@163.com (J.W.)
* Correspondence: tailuchen@163.com; Tel.: +86-133-7105-5879

Abstract: The four-switch Buck-Boost (FSBB) converter can produce voltage conversion within a wide input voltage range, which is suitable for variable-speed permanent magnet synchronous generator (PMSG) energy storage systems with AC inputs and DC outputs. To reduce the interference of input voltage fluctuation on the performance of the FSBB converter, an input voltage feedforward (IVFF) compensation method is proposed in this paper. The switching synchronization strategy is simple. Using the switching average model, the small signal model of a non-ideal FSBB converter in all working modes is established. The effects of input voltage, load current, damping coefficient and right half plane (RHP) zero on the stability of the control system are analyzed in detail. The transfer function of the IVFF of the FSBB converter is derived, and the relationship between input voltage, load current and duty cycle is analyzed. Finally, the design of the parameters of the converter control system is presented. The simulation and experimental results show that this FSBB converter has high efficiency and a good transient response.

Keywords: variable-speed PMSG; four-switch Buck-Boost; synchronous switching control; input voltage feedforward

1. Introduction

As independent power supplies, generator energy storage systems are widely used in automobile, communication and other engineering fields. Compared with traditional-mechanism generator systems, PMSG energy storage systems offer the advantages of small volume and convenient carrying [1–5].

A variable-speed PMSG power supply system, which features a DC-DC converter to regulate DC voltage, is shown in Figure 1. The PMSG works at a variable speed and it is driven by a drag device. The amplitude and frequency range of the AC voltage are changed. The AC voltage output by the PMSG is converted into a pulsating DC voltage by a rectifier circuit, and then the pulsating voltage is converted into a constant voltage by a DC-DC converter [6–8]. Therefore, DC power supply or energy storage systems, especially those with AC input and DC output, need step-up/step-down converters, particularly aerospace equipment power supply and automotive power supply systems.

In DC-DC converters, Buck or Boost converters have a single conversion function and cannot be directly applied to circuits with wide voltage ranges. DC-DC converters with step-up/step-down voltages include single-switch Buck-Boost, Cuk and Sepic/Zeta. The single-switch Buck-Boost output voltage has an opposite polarity. Although it can be used in high-power circuits, it poses the problems of high switching stress and complex control [9,10]. Cuk and sepic/zeta converters include many passive components, experience high power loss in capacitance and inductance energy conversion, offer a relatively low power density, and cannot be used in high-power circuits [11–13].
The FSBB converter is composed of a synchronous Buck converter and a Boost converter in cascade. The polarity of the output voltage of the FSBB is the same as that of the input voltage. The circuit topology is simple, easy to miniaturize, and can be used in high-power automotive energy storage circuits [14–16]. Currently, FSBB is reported to be used in a power supply system composed of lithium batteries [17,18], and to improve the power factor of power grids [19].

In the above research, the input DC voltage fluctuation of the FSBB converter is small, as is the ripple amplitude of the low-frequency AC voltage. In the variable-speed PMSG energy storage system, the AC voltage range of the generator output is wide, and the output voltage of the uncontrolled rectifier fluctuates greatly. The wide-range fluctuation of the input voltage changes the operating point of the FSBB converter control system, and even leads to its instability. At present, there are few research results of DC-DC converters applied to variable speed generators. Therefore, it is necessary to study a DC-DC converter suitable for a PMSG energy storage system.

A wide-input voltage range FSBB converter control method suitable for variable-speed PMSG is proposed. To reduce the influence of variable-speed PMSG output voltage disturbance on the FSBB converter, an IVFF method with synchronous operating modes is proposed. Considering the working voltage and current of the FSBB converter, a small signal model of an FSBB converter is presented. The influence of the circuit parameters on the control system is analyzed. Finally, the analysis, design and performance are verified by a prototype.

2. Circuit Structure and Analysis of FSBB Converter

2.1. Circuit Structure of Storage System

Variable-speed PMSG energy storage systems include a variable speed PMSG, rectifier circuit and FSBB converter, as shown in Figure 2. The FSBB consists of four switches \( S_1, S_2, S_3, S_4 \), an L filter inductor, and a C filter capacitor. \( C_{\text{in}} \) is the rectifier output filter capacitor. \( R \) is the load resistance. \( V_{\text{ph}} \) is the root mean square value of the three-phase phase voltage. \( V_d \) is the rectified voltage.

The output voltage of the variable-speed PMSG fluctuates greatly, and the FSBB converter adopts a synchronous switch control mode. The \( S_1 \) and \( S_2, S_3, S_4 \) all work in high-frequency synchronization mode. The control circuit uses a compensation circuit and a pulse width modulation circuit. The converter control system features a simple design and high reliability. The waveforms of the synchronization control mode are shown in Figure 3. \( V_{S1,2} \) and \( V_{S3,4} \) are the switching signals. \( V_{\text{in}} \) is the input DC voltage. \( V_L \) is the inductor voltage. The \( i_L \) symbol represents the instantaneous value waveform of the inductor current. \( V_o \) means the output DC voltage. \( T \) is the switching cycle period. \( D \) is the duty cycle.

When the FSBB converter operates in a steady state, \( V_{\text{in}} \) is equal to \( V_d \). When \( S_1, S_2 \) are turned on, the \( V_L \) is equal to \( V_{\text{in}} \); when \( S_3, S_4 \) are turned on, the \( V_L \) is equal to \(-V_o\). The minus of \(-V_o\) indicates that the polarity of \( V_L \) is reversed. In Figure 3, the value of \( V_L \) is equal to \( V_o \) in the negative Y axis for \( V_L \). In one switching cycle, according to the volt-second balance principle, the relationship between the \( V_{\text{in}} \) and \( V_o \) of the FSBB is

\[
\frac{V_o}{V_{\text{in}}} = \frac{D}{1-D}
\]
The expression of the average value of the converter output current \( I_o \) and the average value of inductor current \( I_L \) is

\[
I_o = (1 - D)I_L
\]  

(2)

The control system of the DC-DC converter is a typical negative feedback system. In this study, the converter’s actual output voltage was compared with a given voltage, the stability of converter was analyzed, and the adjustment parameters of control system were designed. Finally, the PWM signal was obtained. It was necessary to analyze the small-signal model of the FSBB converter before designing the control circuit.

Figure 2. Circuit structure for storage system with FSBB converter.

Figure 3. Synchronization control mode.

The DC-DC converter operates in the switching state, and the control system features strong nonlinear characteristics, so it is difficult to accurately analyze the dynamic characteristics of the system. The small-signal modeling method commonly used in DC-DC converters is the state space average method [20]. The average circuit model of the FSBB converter is established, which is essentially the equivalent controlled source circuit model of the converter. A small-signal control model of FSBB can be derived according to the circuit theorem, and this derivation process is simple. In this model, the fully controlled switch and diode are equivalent to the corresponding controlled source. Figure 4 is the switching average circuit of the non-ideal FSBB converter.

Figure 4a is the equivalent controlled source circuit of the FSBB converter, where switches \( S_1 \) and \( S_2 \) are equivalent to controlled current sources, and \( S_3 \) and \( S_4 \) are equivalent to controlled voltage sources. Figure 4b is the DC equivalent circuit. \( L \) is short-circuited, \( R_L \) is the equivalent series resistance of \( L \). \( C \) is open-circuit. Figure 4c is the AC small-signal equivalent circuit. \( R_C \) is the capacitor equivalent series resistance. In Figure 4, capital letters indicate the DC steady state value of the converter, and lowercase letters with a hat (') indicate the AC small signal disturbance value.
2.2. Main Transfer Function

The key transfer function of FSBB converter is derived according to Kirchhoff’s law of voltage and current. The transfer function of the FSBB converter control signal \( d(s) \) to the output voltage \( v_o(s) \) is

\[
G_{vd}(s) = \frac{\hat{v}_o(s)}{\hat{d}(s)} = G_{vd0} \left( 1 + \frac{s}{\omega_{zc}} \right) \left( 1 - \frac{s}{\omega_{RHPZ}} \right) \frac{1}{1 + 2\xi \frac{s}{\omega_o} + \left( \frac{s}{\omega_o} \right)^2} \tag{3}
\]

where,

\[
G_{vd0} = \frac{R(1-D)(V_{in}+V_o)-R_LV_o/(1-D)}{R_C+R(1-D)^2}, \quad \omega_o = \sqrt{\frac{R_L+R(1-D)^2}{R_C+R(1-D)^2}}, \quad \omega_{zc} = \frac{1}{R_C},
\]

\[
\xi = \frac{R_L R_C + R_C R(1-D)^2 + R_L R_C + L}{2 \sqrt{(R_C+R(1-D)^2)(R_C+R)L}}, \quad \omega_{RHPZ} = \frac{R(1-D)^2 - R_L}{L} + \frac{R(1-D)^2}{L} \cdot \frac{V_{in}}{V_o}.
\]

In the continuous operating mode of the inductor current, the transfer function \( G_{vd}(s) \) of the converter features RHP zero. Table 1 shows the circuit design parameters of the AC-DC converter. \( V_d \) is \( V_{ph} \) multiplied by about 2.34–2.45. \( V_d = 2.45V_{ph} \) was chosen in this study.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output line voltage of PMSG</td>
<td>5–50 V</td>
</tr>
<tr>
<td>FSBB converter output DC voltage</td>
<td>28.5 V</td>
</tr>
<tr>
<td>Maximum power (AC voltage ≥ 17 V)</td>
<td>300 W</td>
</tr>
<tr>
<td>FSBB converter switching frequency</td>
<td>100 kHz</td>
</tr>
<tr>
<td>L</td>
<td>40 µH</td>
</tr>
<tr>
<td>( R_L )</td>
<td>0.02 mΩ</td>
</tr>
<tr>
<td>( C )</td>
<td>6600 µF</td>
</tr>
<tr>
<td>( R_c )</td>
<td>0.07 mΩ</td>
</tr>
</tbody>
</table>
2.3. Right-Half-Plane (RHP) Zero

According to the circuit design parameters, in the wide line voltage range from 17 V to 50 V for a load of 300 W, the duty cycle \( D \) is 0.29 to 0.54. \( D \) follows the change of input voltage, and \( D \) affects the resonant frequency \( f_0 = \omega_0 / 2\pi \) and the RHP zero frequency \( f_{RHPZ} = \omega_{RHPZ} / 2\pi \) of the system. In Figure 5a, as the input voltage of the FSBB converter increases, \( D \) and \( \xi \) reduce. Under the same \( D \), when \( I_o \) changes, \( \xi \) remains unchanged. As seen from Figure 5b, \( D \) decreases and the resonant frequency \( f_0 \) decreases. The \( f_0 \) is less than the low-frequency ripple frequency of the output voltage; \( f_0 \) does not affect the stability of the system. As shown in Figure 5c, the value of \( f_{RHPZ} \) increases as in line with the input voltage. When the AC voltage is 17 V, \( f_{RHPZ} \) is about 4 kHz. Under the synchronous control mode, \( f_{RHPZ} \) has little relationship with the phase margin of the converter.

![Figure 5. Damping, poles and zero positions versus duty cycle D and load I_o. (a) \( \xi \) versus D and I_o. (b) \( f_0 \) versus D and I_o. (c) \( f_{RHPZ} \) versus D and I_o.](image)

When the input voltage of maximum power for 300 W changes, the open loop control system’s pole-zero distribution and the step response of the system in accordance with the different duty cycles, as shown in Figure 6.

As shown in Figure 6a, as \( V_{in} \) increases, \( D \) is reduced from 0.54 to 0.29. The left-half-plane poles and the RHP zero trajectory of the system in the S plane move away from the origin, which reduces the damping of the control system, and the overshoot of the step response becomes large. Corresponding to the analysis in Figure 6b, with the increase of \( D \), the step response overshoot increases, and the transition time becomes longer. The RHP zero point of the control system is far away from the origin, and the negative overshoot of the system response is reduced. The foregoing analysis shows that negative overshoot decreases as \( D \) decreases, the change of the \( D \) value has an obvious influence on the transient characteristics of the FSBB converter. This characteristic is consistent with the overshoot response caused by the decrease of \( \xi \), as a consequence of the decrease of \( D \), as shown in Figure 5a.
Electronics 2021, 10, 2375

Figure 6. The influence of different input voltages on the system for the same load. (a) The position of zeros and poles. (b) Step response.

In Figure 7, the input voltage remains constant and the load $I_o$ changes from 1A to 10A. The open loop control system’s pole-zero distribution and the step response of the system at different load $I_o$ were studied. As shown in Figure 7a, the RHP zero point trajectory of the system in the S plane is close to the origin of the $I_o$ increase, and the trajectory of the left-half-plane pole on the imaginary axis does not change. In Figure 7b, the overshoot changes less with the increase of $I_o$. When the RHP zero point moves to the origin, the negative overshoot of the controller increases. According to the above analysis, the negative overshoot increases with the increase of $I_o$. The change of $I_o$ has little effect on the dynamic performance, which is the same as the characteristic of the damping $\xi$, changing with the load $I_o$, as shown in Figure 5b.

Figure 7. The influence of different loads on the system at the same input voltage. (a) The position of zeros and poles. (b) Step response.

3. IVFF Control System Analysis

Figure 8 shows the small-signal control block diagram [21,22]. $G_{vd}(s)$ is the transfer functions of the D to $V_o$. $A_v(s)$ is the transfer functions of $V_{in}$ to $V_o$. $Z_o(s)$ is the transfer functions of $I_o$ to $V_o$. $G_c(s)$ is the transfer function of the voltage regulator. $H(s)$ is the sense gain of $V_o$. $G_{PWM}(s)$ is the PWM modulation.

The disturbance component $\hat{v}_{in}$ of the converter $V_{in}$ affects $V_o$ through the path of $A_v(s)$. In order to reduce the impact, a transfer function $-A_v(s)$ was added to schematic diagram, as shown by the dotted line in Figure 8. Figure 9 is the small-signal IVFF control block diagram. The output terminal of $-A_v(s)$ is transferred to the output side of $G_c(s)$. The modified module is named $G_f(s)$. $K_f(s)$ is the sense gain of $V_{in}$. 
The small-signal control block.

The small-signal IVFF control block diagram.

Figure 8.
The small-signal control block.

Figure 9.
The small-signal IVFF control block diagram.

The IVFF path is from \( \hat{v}_{\text{in}} \) to \( \hat{v}_f \) The transfer function \( G_f(s) \) is derived as

\[
G_f(s) = \frac{\hat{v}_f(s)}{\hat{v}_{\text{in}}(s)} = -\frac{A_v(s)}{G_{PWM}(s)G_{vd}(s)} = -\frac{A_v}{R D(1-D)^2} \left( \frac{V_m}{1-\omega \omega_{RHPZ}} \right) = -\frac{D(1-D)^2}{(1-D)^2(V_m+V_o)-R_L I_o} \left( \frac{V_m}{1-\omega \omega_{RHPZ}} \right)
\]

(4)

where, \( V_m \) is peak to peak value of carrier wave, and \( \omega_{RHPZ} \) is the RHP zero. In this paper, \( V_m = 2.4 \) V. In Formula (4), due to the existence of the RHP zero of transfer function, the bandwidth and transient response of the control system are limited. A two-zero three-pole compensation network \( G_c(s) \) is designed to improve the control performance of the FSBB converter.

As discussed earlier, the transfer functions of \( V_{\text{in}} \) to \( V_o \) can be derived as

\[
A_v(s) = \frac{\hat{V}_o(s)}{\hat{V}_{\text{in}}(s)} = A_0 \frac{1+\frac{s}{\omega_{RHPZ}}}{1+\frac{2\sqrt{2}}{3} \frac{s}{\omega_o} + \left( \frac{s}{\omega_o} \right)^2}
\]

(5)

where, \( A_0 = \frac{R D(1-D)}{R_L + R(1-D)^2} \).

The transfer function \( G_{PWM}(s) \) can be expressed as

\[
G_{PWM}(s) = \frac{1}{V_m}
\]

(6)

In Formula (5), the term \( s/\omega_{RHPZ} \) is a function of frequency. When the converter is fully loaded and the input voltage is at its maximum, the \( s/\omega_{RHPZ} \) factor reaches its maximum value. According to the parameters of the FSBB converter in Table 1, when the FSBB converter is fully loaded (\( R = 2.7 \) Ω) along with the maximum input DC voltage \( (V_{\text{in}} = 70 \) V), the amplitude-frequency curve of \( s/\omega_{RHPZ} \) is as described in Figure 10.
Figure 10. Magnitudes of $s/\omega_{\text{RHPZ}}$ as the functions of frequency.

As can be seen from Formula (6), the DC component $G_f$ of the transfer function $G_f(s)$ is related to the $V_{in}$ and $I_o$. Under different load conditions of the converter, the variation curve between $G_f$ and the input voltage is as shown in Figure 11. $G_f$ is very sensitive to load current. In this study, a compromise scheme was selected, and $I_o$ was set to 55% $I_{o\cdot \text{dc}}$.

Figure 11. $G_f$ as the function of $V_{in}$ at different $I_o$.

According to Figure 9, the loop gain is

$$T(s) = H_v(s)G_c(s)F_m(s)G_{vd}(s)$$

(7)

Assuming that $G_c(s) = 1$, the loop gain before compensation can be obtained by substituting $G_{vd}(s)$ into Formula (7). The Bode diagram of $T(s)$ before correction is shown in Figure 12. The low frequency gain is 41dB. The phase margin at the cut-off frequency of transfer function is 30 degrees. In addition to RHP zero, the converter has LC double poles, and a capacitor ESR zero. To improve the control performance of the FSBB, the two-zero, three-pole compensation network was selected, as shown in Figure 13.

The transfer function of the compensator network is

$$G_c(s) = \frac{K(1 + \frac{s}{\omega_{cz1}})(1 + \frac{s}{\omega_{cz2}})}{(1 + \frac{s}{\omega_{cp1}})(1 + \frac{s}{\omega_{cp2}})}$$

(8)

where $K = \frac{1}{R_1(C_1+C_2)}$, $\omega_{cz1} = \frac{1}{R_2C_2}$, $\omega_{cz2} = \frac{1}{(R_1+R_3)C_3}$, $\omega_{cp1} = \frac{1}{R_3C_3}$, $\omega_{cp2} = \frac{C_1+C_2}{R_2C_1C_2}$.

In the voltage control method, the cut-off frequency of control system is generally 1/8–1/5 times the switching frequency [10]. The transfer function of the FSBB converter has RHP zero point, and the frequency is more than 4 kHz. The cut-off frequency is set to 1 kHz to reduce the influence of RHP zero on control performance. The two zeros of the compensator are used to compensate the double poles of LC, and the two poles are used to compensate the ESR zero and the RHP zero. The resistance value and capacitance value are as follows, respectively: $R_1 = 100 \, \text{k}\Omega$; $R_2 = 35 \, \text{k}\Omega$; $R_3 = 5 \, \text{k}\Omega$; $C_1 = 820 \, \text{pF}$; $C_2 = 220 \, \text{nF}$; $C_3 = 10 \, \text{nF}$. 
Figure 12. Bode diagrams of $T(s)$ before correction.

Figure 13. Compensator network.

Figure 14 is the Bode diagram of $T(s)$ after compensation. After the converter control system is compensated, the DC gain in the low frequency band becomes larger, and the phase margin at the cut-off frequency is increased to 78 degrees.

In Figure 14, the control system has a sufficient phase margin. However, the cut-off frequency is low, the bandwidth is narrow, and the dynamic performance is poor when the wide $V_{in}$ range changes. Therefore, based on the compensation network $G_c(s)$, the influence of IVFF compensation on the transient $V_{in}$ of the FSBB converter was further studied. According to Figure 9, the closed-loop transfer function of $V_{in}$ to $V_o$ with IVFF compensation is

$$\Phi_{vv}(s) = \frac{v_o(s)}{v_{in}(s)} = \frac{A_v(s) + G_f(s)F_m(s)G_{vd}(s)}{1 + T(s)}$$

Substituting $G_f(s), A_v(s)$ and $G_{vd}(s)$ into (9), the magnitude of $\Phi_{vv}$ under different input voltages with IVFF compensation and without IVFF compensation, as shown in Figure 15a, can be obtained. The results show that the FSBB converter with IVFF compensation can suppress the disturbance of $V_{in}$ under the condition of wide input. In the low frequency range, the control effect of boost mode is better than that of step-down mode. As shown in Figure 15b, the $I_o$ has a small effect on $\Phi_{vv}$. 

Figure 14. Bode diagrams of $T(s)$ after correction.

Figure 15. Bode diagrams of $\Phi_{\mathcal{V}v}$. (a) Voltage gain. (b) Current gain.

4. Experimental Verification

The diagram under synchronous switching mode with the IVFF method is shown in Figure 16. $v_{\text{in-s}} = V_{\text{in}} R_4/(R_3 + R_4)$ is the input signal of the input voltage feed-forward circuit, where $R_3 = 200$ k$\Omega$, $R_4 = 10$ k$\Omega$. $v_{\text{in}}$ is the output of compensator, $v_{\text{in-s}} = V_{\text{in}} R_2/(R_1 + R_2)$ is the output voltage signal detection value, where $R_1 = 47.5$ k$\Omega$, $R_2 = 10$ k$\Omega$, and $v_{\text{ref}} = 5$ V obtained by the resistor divider with $R_8 = 10$ k$\Omega$, $R_9 = 200$ $\Omega$ from the $v_{\text{ref}}$ pin of SG3525. Combining (8) and (10), the values of $R_4$–$R_7$ are as in Figure 16. An FSBB converter under a synchronous switching control scheme with IVFF can be obtained when $R_4 = R_6 = 20$ k$\Omega$, $R_5 = R_7 = 50$ k$\Omega$, respectively, in the practical circuit.

$$v_e = \left( \frac{R_7}{R_6} + 1 \right) \frac{R_5}{R_4 + R_5} v_{\text{in}} - \frac{R_7}{R_6} v_{\text{in-s}}$$

(10)

To verify the effectiveness of the above theory and calculation, an experimental platform was built in the laboratory, and a 300 W AC-DC converter was designed, as shown in Figure 17.
Figure 16. FSBB converter under synchronous switching control scheme with IVFF.

Figure 17. Variable-speed motor platform and prototype.

The steady-state waveforms are shown in Figures 18 and 19; \( v_{gs} \) is the control signal of the switch. Figure 18 shows the simulation results. The \( V_o \) of the converter remains stable in both Buck and Boost periods. Figure 19 shows the experimental waveforms, which were consistent with the simulation results.

Figure 18. Steady-state simulation results. (a) Boost waveform. (b) Buck waveform.

Figures 20 and 21 show the \( I_o \) dynamic test waveforms of the AC-DC converter. The load current jumps within the range of 1 A to 10 A. \( v_{sa} \) is the three-phase line voltage. Figure 20 shows the simulation results. When the load current is stepped, the output voltage fluctuation value is 1 V, and the AC component \( v_{oac} \) of \( V_o \) is less than 200 mV. Figure 21 shows the experimental results of the \( I_o \) dynamic test. When the \( I_o \) changes suddenly, the output voltage of the Buck period fluctuates greatly, the output voltage fluctuation value reaches 1.5 V, and the AC component in the output voltage is about 400 mV. The converter displays good dynamic characteristics of load current.

Figures 22 and 23 are the waveforms of the AC input voltage dynamic test. When the converter runs at a rated load, the three-phase line voltage steps between 17–50 V. It can be
seen from the simulated and experimental waveforms that the IVFF compensation method improves the transient response of $V_o$.

Figure 24 is the efficiency curve. The AC-DC converter has high efficiency in the three-phase line voltage between 5–50 V.

Figure 19. Steady-state experimental results. (a) Boost waveform. (b) Buck waveform.

Figure 20. Simulation results of load current dynamic test. (a) Boost period. (b) Buck period.

Figure 21. Experimental results of load current dynamic test. (a) Boost period. (b) Buck period.
5. Conclusions

In this paper, a synchronous control strategy with IVFF compensation for the FSBB converter is proposed. The converter can convert a voltage of 10 times the width into a constant value, which can be used in vehicle converters. The research conclusions are as follows:

1. In synchronous control mode, the FSBB converter has a simple structure and low switching stress. The voltage ratio is high.
2. The small-signal model of the FSBB has RHP zero, which is related to the duty cycle and load. The two-zero and three-pole compensation scheme improves the transient response of the FSBB converter within a wide input range.
3. The IVFF compensation method can reduce the interference of input voltage. Due to the influence of the RHP zero, the ability to suppress the input voltage disturbance with input voltage feedforward is weaker in the high-frequency band.
Author Contributions: Conceptualization, L.T. and M.L.; methodology, L.T. and J.W.; software, L.T.; validation, L.T. and J.W.; formal analysis, L.T.; writing—original draft preparation, L.T.; writing—review and editing, M.L. and C.H.; visualization, J.W. and C.H. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the Shandong Province Natural Science Foundation, grant number ZR2018BEE032 and a Project of Shandong Province Higher Educational Science and Technology Program, grant number J18KB142.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

- FSBB: Four-Switch Buck-Boost
- PMSG: Permanent magnet synchronous generator
- IVFF: Input voltage feed-forward
- RHP: Right half plane
- PWM: Pulse-width modulation

References


