

Article

Digital Calibration of Input Offset Voltage and Its Implementation in FDDA Circuits

David Maljar , Michal Sovcik , Miroslav Potocny , Robert Ondica , Daniel Arbet  and Viera Stopjakova * 

Department of IC Design and Test, Institute of Electronics and Photonics, Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Ilkovicova 3, 841 04 Bratislava, Slovakia; david.maljar@stuba.sk (D.M.); michal.sovcik@stuba.sk (M.S.); miroslav.potocny@stuba.sk (M.P.); robert.ondica@stuba.sk (R.O.); daniel.arbet@stuba.sk (D.A.)

* Correspondence: viera.stopjakova@stuba.sk

Abstract: This article deals with the calibration method of analog integrated circuits (ICs) designed in CMOS nanotechnology. A brief analysis of various methods and techniques (e.g., fuse trimming, chopper stabilization, auto-zero technique, etc.) for calibration of a specific IC's parameter is given, leading to motivation for this research that is focused on the digital calibration. Then, the principle and overall design of the calibration subcircuit, which was generally used to calibrate the input offset voltage V_{IN_OFF} of the operational amplifier (OPAMP). The essence of this work is verification of the proposed digital calibration algorithm for minimization the V_{IN_OFF} of a bulk-driven fully differential difference amplifier (FDDA) with the power supply voltage $V_{DD} = 0.4$ V. Evaluation of ASIC prototyped chip samples with silicon-proved results has been done. This evaluation contains comparison of selected parameters and characteristics obtained from both simulations and measurements of non-calibrated and calibrated FDDA configurations.

Keywords: digital calibration; technology fluctuation; on-chip calibration techniques; FDDA; experimental verification; silicon-proved results; IC design; CMOS



Citation: Maljar, D.; Sovcik, M.; Potocny, M.; Ondica, R.; Arbet, D.; Stopjakova, V. Digital Calibration of Input Offset Voltage and Its Implementation in FDDA Circuits. *Electronics* **2023**, *12*, 4615. <https://doi.org/10.3390/electronics12224615>

Academic Editor: Hei Wong

Received: 12 October 2023

Revised: 23 October 2023

Accepted: 27 October 2023

Published: 11 November 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction & Motivation

Trends of increasing the computing power of ICs, and at the same time, reducing energy consumption and area size impose relatively strict requirements on the design of recent ICs. These trends also urge designing low-voltage ICs, as well as increasing the integration density of circuit elements (CEs). Both aspects are consequences of device/circuit shrinking and have significant impact on the design of analog (mainly) ICs. The power supply voltage V_{DD} in CMOS technology has dropped from the value of about 12 V, used in the 1970s, to about 0.6 V used today. For many existing and widely used circuit topologies, this drop means their use is either limited or even impossible [1].

The facts mentioned above have led to design of new circuit topologies able to operate reliably even at low V_{DD} values. Reduction of device dimensions and increasing the integration density of integration bring advanced production processes that may introduce considerable complications and limitations from IC design point of view. One of undesirable factors is the random fluctuation of process parameters, which includes e.g. degree of semiconductor doping concentration, the gate oxide layer thickness, or geometry of devices themselves. This fluctuation can manifest itself within one ingot, different manufactured wafers, one wafer or even from chip to chip. Therefore, we can distinguish global and local fluctuations. Global fluctuations are represented by a typical or boundary conditions after IC production. On the other hand, a direct critical consequence of local fluctuations is device mismatch, which can be distance or pair. The distance mismatch is characterized by the gradient of a certain parameter of the production process, while the pair mismatch depends on specific dimensions of devices. A comparison of types of mismatch for resistors and transistors in 130 nm CMOS technology is investigated in the work of [2]. The

influence of process fluctuations will further affect the dispersion of electrical parameters of CEs. Among the most important electrical parameters of a unipolar transistor that can be affected by this fluctuation is its threshold voltage V_{TH} , which is a crucial parameter for setting the region and operating point of a transistor. The transistor output current I_D in the saturation region of the output characteristic of NMOS transistor can be approximated by the following equation:

$$I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_{TH})^2, \quad (1)$$

where μ_n is electron mobility, C_{ox} is the gate oxide capacitance per unit area, W and L are width and length of the transistor channel, respectively. Due to the imperfection of the production process, $\mu_n C_{ox}$, V_{TH} and W/L become three random variables with a certain variance compared to the nominal values based on Equation (1). Neglecting the dispersion of $\mu_n C_{ox}$ and W/L , for the dispersion of the threshold voltage of several dimensionally identical neighboring transistors $\sigma_{V_{TH}}^2$ holds:

$$\sigma_{V_{TH}}^2 = \frac{A_{V_{TH}}^2}{2WL}, \quad (2)$$

where $A_{V_{TH}}$ is a constant dependent on the fabrication process. Equation (2) is known as Pelgrom's law [3–6]. The standard V_{TH} deviation in 90 nm CMOS technology is 9.3%, in 65 nm technology 10.7% and in 45 nm technology up to 16% [7]. Dispersion of the electrical parameters of the CEs further adversely affects the function and properties of a specific IC. In the case of an OPAMP, one of the undesirable consequences is an offset voltage. It is obvious that the fluctuation of production parameters can trigger a chain reaction, which may lead, in some cases, to the inoperability of proposed ICs. Additionally, the second critical aspect for IC design is a possible change in the V_{DD} value, or supply current (current consumption) I_{DD} value. In design practice, ICs should work reliably at a deviation of V_{DD} (I_{DD}) equal to $\pm 10\%$ from the nominal (typical) value. Despite the fact that V_{DD} is applied externally to the IC contacts and can be generated with the maximum accuracy, there can be noise generation, oscillations or inaccuracy caused by the random fluctuation of process parameters within IC. The third critical issue is the temperature stability. In practice, it is usually defined in the range from -20 °C to $+85$ °C. Within this range, the resistivity of doped silicon (applies to both P-type and N-type semiconductors) increases slightly, which has impact on electrical parameters and IC functionality [8]. These Process-Voltage-Temperature (PVT) variations need to be analyzed and taken into account in IC design. Robustness to these variations may depend on the type of circuit being designed.

An effective way to provide robustness of analog ICs to PVT variations is additional calibration of specific parameters. Generally, calibration is performed through the compensation of precisely selected IC parameter, a value of which is degraded due to the influence of PVT variations. Such a compensation is realized by employing a calibration subcircuit, as illustrated in Figure 1. The basic prerequisite for calibration of an analog IC is to adapt its topology by correctly defined sensing port P_S and compensation port P_C for compensating the degraded circuit parameter. The sensed value of such a parameter is fed to P_S port, which basically serves as a control variable for the calibration subcircuit. According to the degree of degradation that represents the key information, the calibration subcircuit brings a certain specific quantity to port P_C , which compensates the sensed parameter degradation. The primary requirement for the calibration subcircuit is that it does not adversely affect the calibrated analog IC. Additionally, from the low-power requirement point of view, its power consumption should not significantly increase the overall consumption. The area overhead, reliability and efficiency of calibration hardware are other important aspects. Last but not least, the calibration subcircuit itself must be very resistant to PVT variations.




Figure 1. Calibration principle for analog ICs.

2. Calibration Techniques

Nowadays, there are several techniques for calibrating analog ICs and compensating unwanted effects on their parameters. The superiority of calibration techniques lies in the exact adaptation of calibration subcircuit design to the designer-specified degraded parameter of the tuned circuit. This section offers brief review of existing calibration techniques such as fuse trimming technique (using standard fuses and anti-fuses), chopper stabilization, auto-zero technique, general analog and digital calibrations. Brief comparison of these approaches is given at the end of this section.

Fuse trimming technique consists in multiplying critical CEs in the analog IC. Additional trimming can be realized through the use of standard fuses or the use of anti-fuses on a chip, and both realizations are analogous in application. As for a principle of operation, they can be considered as mutually inverse. Electrical resistance of the fuse after it blows increases approximately a million times. In [9], an NMOS transistor controlled by a NOR gate is used to blow the fuse. In [10], the fuse blowing by connecting voltages of 1.5 V and 2 V is shown as illustrative comparison. Fundamental difference between standard fuse and anti-fuse approaches is their initial conductivity. In [11], an one-time-programmable antifuse (OTPA) implemented in CMOS technology is presented. In this case, the gate oxide of an NMOS transistor serves as a high-impedance element, which could be blown by connecting the necessary value of breakdown voltage V_P to the specific contacts of the transistor (depending on used type). Within the application, this anti-fuse is used in a 1-bit 3T NMOS memory cell. The work [12] also introduces anti-fuse based memory, where junction-less gate-all-around nanowire single transistor (1T) is used to demonstrate OTPA.

Chopper stabilization (CS) is primarily used for effective compensation of unwanted input offset voltage V_{IN_OFF} and low-frequency $1/f$ noise in OPAMPs. In terms of analog IC calibration, this method is classified as dynamic one. The main idea behind CS lays in modulating the useful signal to a sufficiently high frequency, where the influence of input offset voltage and $1/f$ noise is negligible. This signal is subsequently amplified and demodulated to the original frequency. Modulator/demodulator could be designed by cross-connected MOS transistors or use of CMOS transmission gates [13–15]. The CS principle visualized through the spectrum analysis is scrupulously analyzed and presented in [16], where the CMOS bandgap voltage reference is calibrated using CS and fabricated using high temperature and high pressure CMOS 180 nm technology. In work [17], CS is used to calibrate V_{IN_OFF} of analog multipliers.

The auto-zero (AZ) technique is based on sampling an unwanted signal and then subtracting the voltage value of a sample from the useful signal. Similar to the CS technique, AZ is very often used to minimize the V_{IN_OFF} of OPAMPs. The principle of AZ is also presented in [13]. Implementation of AZ could be realized either in analog or digital way [18]. In [19], continuous AZ OPAMP able to achieve $2 \mu\text{V}$ V_{IN_OFF} used for light sensing application is discussed. Except the OPAMP V_{IN_OFF} calibration, AZ technique is

also applicable for the calibration of voltage comparators [20]. In [21], a voltage buffer with the maximum V_{IN_OFF} value of $0.6 \mu\text{V}$ was calibrated using this technique.

Analog calibration approach consists in the individual design of a calibration subcircuit comprising analog circuits. In [22], analog calibration of the voltage comparator for V_{IN_OFF} calibration is described. The calibration is aimed at the substrate voltage V_{BS} of input transistors. In [23], the analog calibration of a dual-mode voltage-controlled oscillator (VCO) is designed. Depending on whether the value of output voltage V_{OUT} is higher or lower than the reference value V_{REF} , the current source will decrease or increase the tuning current value for the calibrated VCO circuit.

The main idea behind the digital calibration of analog ICs is analog-to-digital conversion of the degraded parameter quantity being sensed, its digital processing and evaluation in order to generate a compensation value, and then perform a reverse digital-to-analog conversion and bring this compensated value to a specific node of analog IC. Again, this calibration method requires an individual approach to a specific application. Similar to analog way, a calibration system designed on a digital principle can be highly versatile. In [23] (in addition to the analog calibration), the digital calibration is also presented within the dual-mode VCO. In this case, the calibration technique is implemented as a digital-controlled current source, and a comparison between the given calibration approaches (for a specific application) is presented. It was shown that the digital mode of calibration offers higher level of stability and lower consumption. The research presented in [24] investigates a digitally trimmable 24-GHz low-noise amplifier, which is a part of the microwave receiver system. This trimming approach is based on switched capacitors to the ground. In [25], one can find a built-in digital self-calibration technique of analog-to-digital converter (ADC) aimed at minimizing the integral nonlinearity.

In Table 1, the properties of presented calibration techniques for analog ICs are compared. The only static method among the analyzed techniques is fuse trimming (both realizations). Therefore, it is unjustified to discuss signal processing, noise, transmitted bandwidth or the calibration cycle with this technique. Fuse trimming is one-time and irreversible process that requires a non-negligible area overhead. The CS technique offers both sampled and continuous signal processing, which means more application possibilities. In its basic implementation (modulator, demodulator), it is the only calibration technique, where the area of additional circuitry is negligible. However, limitation of the calibrated IC frequency band can be a problem in certain applications. On the other hand, AZ technique does not limit the frequency band of calibrated analog IC, which is a great advantage. However, the work with a useful signal resides in a sampling way only. Digital implementation of AZ also has the option of a low-frequency calibration cycle. CS and AZ techniques are often combined into a very effective calibration system using the advantages of both techniques, however, with considerable area overhead. As for the signal processing and frequency options of the calibration cycle, analog calibration represents an adaptable choice for number of applications. Nevertheless, it suffers from noise robustness and the area overhead that increases significantly with the number and complexity of calibration subcircuits needed for implementation. A common property for CS, AZ (both implementations) and analog calibration is parallel cooperation with the calibrated device.

Compared to other techniques, digital calibration according to the given data offers the most adaptable option in terms of its implementation. It can be designed for once, repeatably, or in parallel cooperation with the calibrated analog IC. The useful signal can be sampled or processed continuously as needed, while it is possible to ensure low noise and at the same time not limit the band of the analog IC. The same applies to the calibration frequency, which can be used as needed. As already mentioned, the entire calibration subcircuit also requires a certain chip area, but considering its advantages, this shortcoming is acceptable. Thus, considering the versatility and all aspects regarding the digital calibration, our research was focused on development, implementation, simulation and experimental evaluation of this technique towards silicon-proved results.

Table 1. Comparison of existing calibration techniques for analog ICs.

Calibration Technique	Method		Function			Sig. Process.		Noise & BW		Calib. Cycle		Area	
	Static	Dynamic	One-Time	Repeatedly	Parallel	Sample	Continuous	Low Noise	Wide BW	Low Freq.	High Freq.	Negligible	Non-Neglig.
Fuse Trimming	✓		✓					-	-	-	-		✓
Chopper Stabilization		✓			✓	✓	✓	✓			✓	✓	
Auto-zero (analog)		✓			✓	✓			✓		✓		✓
Auto-zero (digital)		✓			✓	✓			✓	✓	✓		✓
Analog Calibration		✓			✓	✓	✓		✓	✓	✓		✓
Digital Calibration		✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓

- No point for analyzing. ✓ Advantageous property. ✓ Disadvantageous property.

In our previous research, we have developed a new digital calibration system for the V_{IN_OFF} compensation in a bulk-driven variable gain amplifier (VGA) with differential output [26]. The importance and appropriate topology of the DAC that is directly connected to the calibrated analog circuit was evaluated. In [27], adverse effects of digital calibration hardware on the VGA performance was investigated through modeling the critical parts of the system. Models of transistors connecting the calibration subcircuit and the analog IC in calibrated and non-calibrated configurations are analyzed. Then, improvement of the digital calibration approach by the use of SAR logic was presented [28], and modification of the calibration technique towards ping-pong implementation was described in [29]. Both works comprehensively present design of the system, its physical layout implementation, and bring simulated and measured results.

3. Proposed Digital Calibration System

In this work, a new modification of the digital calibration approach to FDDA V_{IN_OFF} compensation was developed. Main block diagram of the digital calibration system for this purpose is presented in Figure 2. One can observe that two major parts of the calibration subcircuit are: control and compensation blocks.




Figure 2. General block diagram of the digital calibration of an analog IC.

Tasks of the control block are to sense the actual value of the specified degraded parameter at port P_S , evaluate this value, and generate appropriate master signal(s) for the compensation block. This sensed value X_{SENS} can be expressed as follows:

$$X_{SENS} = X_{ID} \pm x_{ERR}, \tag{3}$$

where X_{ID} represents the ideal value of degraded parameter and x_{ERR} is deviation from the ideal value. Then, the comparator compares the X_{SENS} value to the reference value X_{REF} ($X_{REF} = X_{ID}$). The control logic monitors the comparator output and controls the compensation block through a suitable algorithm until the calibration process is finished.

The compensation block consists of a DAC that is driven by a counter. The control signal coming from the control block makes the counter increment its output value that is sent in parallel via D_N bus (N means number of bits) to the DAC. The DAC output represents value of the compensated parameter X_{CALIB} fed to the analog IC during the calibration cycle. In this case, a very important aspect is synchronization of the whole system, because incrementation of the X_{CALIB} value must cause decrementation of x_{ERR} . The resulting value of the compensated parameter X_{CALIB_FIN} is given by:

$$X_{CALIB_FIN} = X_{ID} \pm x_{MIN}, \tag{4}$$

where x_{MIN} is the minimum deviation value distinguishable by the calibration subcircuit. At the moment when $x_{ERR} \cong x_{MIN}$, the control logic stops its output signal and the compensated parameter value X_{CALIB_FIN} is permanently (also during the analog IC application) fed to port P_C .

3.1. Operation Principle and System Design

The essence of digital calibration system, in this work, is to compensate V_{IN_OFF} of the FDDA. The whole methodology consists in sensing and evaluation the output offset voltage V_{OUT_OFF} . Consequently, based on its value, compensation currents are generated and fed into the input differential pairs. Relation between V_{IN_OFF} and V_{OUT_OFF} can be obtained from the following facts. Convenient configuration to detect FDDA V_{IN_OFF} is shown in Figure 3. It is important to note that V_{DD} of FDDA was not symmetrical in simulations, and therefore, $V_{DD} = 400$ mV means input common DC voltage $V_{IN_COMM} = 200$ mV.




Figure 3. Configuration of FDDA for V_{IN_OFF} detection.

This topology is based on well-known differential OPAMP offset detection configuration. The great advantage of FDDA circuit is direct connection of the useful signal to the amplifier. V_{IN_OFF} can be provided from the following equation [26]:

$$V_{IN_OFF} = \frac{V_{OUT} - A_{CL} \cdot V_{IN}}{A_{CL}}, \tag{5}$$

where A_{CL} is the FDDA close loop gain (ideally $A_{CL} = n$), V_{IN} and V_{OUT} represent the differential input and output voltage of FDDA, respectively. In this case, when detecting V_{IN_OFF} , all inputs are connected to V_{IN_COMM} potential which means useful signal $V_{IN} = 0$ V and $V_{OUT} = V_{OUT_OFF}$. Then, it can be written:

$$V_{IN_OFF} = \frac{V_{OUT_OFF}}{A_{CL}} \tag{6}$$

Digital calibration system for the FDDA is depicted in Figure 4. It can be stated that the whole calibration subcircuit works as a voltage-to-current converter. In this case, the sensing quantity X_{SENS} is differential output signal of the FDDA consisting of two components V_{OUT11} and V_{OUT22} . Based on this fact, two sensing ports P_{S1} and P_{S2} were considered. Similarly, compensation parameter X_{CALIB} involves two compensation currents I_{COMP1} and I_{COMP2} .




Figure 4. Block diagram of the FDDA digital calibration system.

Calibration process takes place in an open loop configuration in two cycles: main calibration cycle and fine (or correction) calibration cycle. This is the reason why compensation block consist of two parts. Result of the calibration algorithm in terms of V_{OUT_OFF} is shown in Figure 5, and explained in detail in the following section.




Figure 5. FDDA V_{OUT_OFF} change during the V_{IN_OFF} calibration.

3.1.1. Control Logic: Generating CLK_{MAIN} and CLK_{AUX} Signals

With the use of differential output, no external reference for the comparator is needed in this topology since the individual signals V_{OUT11} and V_{OUT22} are the references to each other. In the initial state of non-calibrated FDDA, at the moment when calibration is enabled, the control subcircuit disperses values of $V_{OUT11} \approx GND$ and $V_{OUT22} \approx V_{DD}$ (to be explained later). This means that the comparator output acquires the value of logical 1,

and the first calibration cycle starts. In Figure 6, design of the control logic block is shown. All of the signals inside of this block are marked by letters A–H and visualized in Figure 7a during the most important part of the control logic function.





Figure 6. Block diagram of the control logic block.

Circuits DFF_1 and DFF_2 (signals C and H) are initially set to logical 1 and logical 0, respectively, by the external RST signal. In the first calibration cycle, signal B is set to logical 0, so the signal C is still in logical 1. Through the $NAND_1$ gate, control signal CLK_{MAIN} is generated. At the moment when signals V_{OUT11} and V_{OUT22} reverse their polarities relatively to each other, comparator flips its output value to logical 0. Rising edge of the signal B changes the logic value of signal C to logical 0. This means $NAND_1$ gate stops the CLK_{MAIN} signal and the main calibration cycle ends. Meanwhile, when signal C is flipped to logical 0, the delay cell DC_1 takes place to generate signal D for creating short impulse of logical 0 (signal E) through $NXOR$ gate to set DFF_2 (signal H) to logical 1. The length of this impulse is ≈ 40 ns. This phenomenon can be seen in Figure 7b, where all crucial signals are zoomed in. At this moment, the second cycle starts and signal CLK_{AUX} is generated through $NAND_2$ gate. To ensure the sequential arrival of signals to DFF_2 , the delay cell DC_2 was used. At the moment, when comparator again flips its output value to logical 1, signal DFF_2 flips signal H to logical 0 and CLK_{AUX} is stopped by $NAND_2$ gate.



(a)

(b)

Figure 7. Control logic block signals. (a) Signals overview. (b) Zoom of critical signals.

3.1.2. Digital-to-Analog Conversion

Special emphasis must be paid to the DAC design, since it is a circuit directly connected to the calibrated analog IC. The task of the calibration subcircuit is to find the most appropriate digital values for DAC circuits that will give the best result of the compensated parameter. If it was theoretically possible to achieve an ideal output value of the DAC with infinite resolution, the value of x_{min} from Equation (3) would be zero. The converter resolution creates an error into this process, which corresponds to x_{min} value after calibration. From mathematical point of view, any value higher than ideal represents over-compensation, and any value lower, on the contrary, under-compensation [13].

Design of the DAC circuits is realized as an M/2M network [13]. The R/2R network resistors are replaced by MOS transistors, which analogously work as pseudo-resistors with equivalent resistance. The M/2M network is more practical solution in terms of overall circuit area considered in integrated design. The DAC circuits used for main calibration and fine calibration have resolution of 10 bits and 7 bits, respectively. In the main part of calibration subcircuit (1. cycle), a DAC with a larger step of generating compensation currents is designed compared to the DAC in correction part (2. cycle), which is used for fine tuning. The topology of 7-bit M/2M DAC is shown in Figure 8. Transistors within the network are switched by transmission gates (T-gates), which are controlled by signals of D_N parallel buses (D_{MAIN} and D_{CORR}). In addition to generating D_N signals, counters also generate their negations $\overline{D_N}$. Since both types of these signals are used when switching the T-gates, output current I_{DAC_OUT1} will always be generated on the basis of the opposite digital code compared to I_{DAC_OUT2} current. At the beginning of calibration process, current corresponding to the full-scale range of the converter I_{DAC_OUT1} is mirrored into the current branch I_{COMP1} , which gradually decreases, and the current corresponding to an ideally zero value I_{DAC_OUT2} is mirrored into the branch I_{COMP1} , which gradually increases. Based on this fact, the branches V_{OUT11} and V_{OUT22} are dispersed in the manner described above. The effect of connecting the calibration circuit to the FDDA is analyzed in the following section based on critical transistors modeling.




Figure 8. Topology of 7-bit M/2M network DAC.

4. Undesired Effects of Digital Calibration System for FDDA

Inteconnection of the DAC output part with the input differential pairs of FDDA is shown in Figure 9. This connection is controlled by an external enable signal EN that connects the substrate electrodes of transistors M_{P1} and M_{C1} at the branch belonging to V_{OUT1} , and M_{P2} and M_{C3} at the branch belonging to V_{OUT2} . By turning on EN switches at the compensation ports P_{C1} and P_{C2} , bulk-driven current mirrors are created, through which the compensation currents are mirrored into the corresponding branches. As for the influence of this connection, the output impedance Z_{OUT} of one half of the symmetrical input pairs in the calibrated and non-calibrated FDDA configuration was analyzed.




Figure 9. Interconnection of calibration subcircuit and FDDA.

In Figure 10, the non-calibrated FDDA configuration modeling is shown. In this case, the input differential pair is substituted by an equivalent resistance r_{EQ} and capacitance C_{EQ} . Not all parasitic capacitances are marked here for transistor M_{P1} because of the specific connection of the given transistor. Figure 10b shows a model of the circuit situation depicted in Figure 10a. As it can be seen, only parasitic capacities C_{BD_MP1} , C_{SD_MP1} , C_{DG_MP1} and resistance r_{SD_MP1} stand out in this model. In general, for Z_{OUT} in node X , the equation takes place:

$$Z_{OUT} = \frac{v_x}{i_x}, \tag{7}$$




Figure 10. Non-calibrated FDDA. (a) non-calibrated FDDA configuration. (b) A circuit model.

where v_x and i_x are voltage and current in the node X. For the output impedance in node X of non-calibrated FDDA configuration Z_{OUT_nc} , the equation applies:

$$Z_{OUT_nc} = \frac{r_{SD_MP1} r_{EQ}}{s \cdot r_{SD_MP1} r_{EQ} (C_{BD_MP1} + C_{SD_MP1} + C_{DG_MP1} + C_{EQ}) + r_{SD_MP1} + r_{EQ}}, \quad (8)$$

where all of the symbols are mentioned in Figure 10. To simplify this relation, the following approximation can be used:

$$g_{mb_MN1} r_{DS_MN1} r_{DS_MN5} \parallel g_{mb_MN2} r_{DS_MN2} r_{DS_MN6} = \frac{1}{2} g_{mb_MN1} r_{DS_MN1} r_{DS_MN5} = r_{EQ} \quad (9)$$

$$r_{EQ} \gg r_{SD_MP1} \quad (10)$$

Then, output impedance Z_{OUT_nc} can be derived as:

$$Z_{OUT_nc} = \frac{r_{SD_MP1}}{s \cdot r_{SD_MP1} (C_{BD_MP1} + C_{SD_MP1} + C_{DG_MP1} + C_{EQ}) + 1} \quad (11)$$

Based on Equation (11), it can be concluded that among the listed elements, r_{SD_MP1} have the greatest influence on Z_{OUT_nc} in this case. Another situation is depicted in Figure 11, where calibrated FDDA configuration modeling is shown. In terms of transistor M_{P1} , two more parasitic capacities C_{BG_MP1} and C_{SB_MP1} are considered here because of the bulk M_{P1} and M_{C1} connection. Marked parasitic capacities of transistor M_{C1} are similarly based on its particular circuit connection (mirror transistor). Transistor M_{C2} is modeled only by its output resistance r_{SD_MC2} .




Figure 11. Calibrated FDDA modeling. (a) Calibrated FDDA configuration. (b) A circuit model.

Figure 11b shows a model of the system situation depicted in Figure 11a. Calibrated FDDA output impedance Z_{OUT_c} could be described using Z_{OUT_nc} as follows:

$$Z_{OUT_c} \approx Z_{OUT_nc} \frac{s(r_{SD_{MC1}}r_{SD_{MC2}}C_A) + r_{SD_{MC1,2}}}{s(r_{SD_{MC1}}r_{SD_{MC2}}C_B) + r_{SD_{MC1,2}} + r_{SD_{MC1}}r_{SD_{MC2}}g_{mb_{MP1}}}, \quad (12)$$

where for $r_{SD_{MC1,2}}$, C_A and C_B applies:

$$r_{SD_{MC1,2}} = r_{SD_{MC1}} + r_{SD_{MC2}} + r_{SD_{MC1}}r_{SD_{MC2}}g_{mb_{MC1}} \quad (13)$$

$$C_A = C_{MC1_{PARASITIC}} + C_{BD_{MP1}} + C_{BG_{MP1}} + C_{SB_{MP1}} \quad (14)$$

$$C_B = C_{MC1_{PARASITIC}} + C_{BG_{MP1}} + C_{SB_{MP1}} + C_{SD_{MP1}} + C_{DG_{MP1}} + C_{EQ}, \quad (15)$$

and where $C_{MC1_{PARASITIC}}$ is a sum of all parasitic capacitances of MC_1 transistor:

$$C_{MC1_{PARASITIC}} = C_{BG_{MC1}} + C_{SB_{MC1}} + C_{SD_{MC1}} + C_{DG_{MC1}} \quad (16)$$

All of the other symbols used are marked in Figure 11. Compared to Z_{OUT_nc} , the Z_{OUT_c} impedance function also contains the substrate conductivity of both transistors ($g_{mb_{MP1}}$ and $g_{mb_{MC1}}$), which can significantly influence this impedance. It is also possible to observe the presence of the second pole. For the proper design of the calibration subcircuit connection, dimensions of the transistors MP_1 , MP_2 , MC_1 and MC_2 are crucial, so as not to affect the frequency and phase responses in calibrated FDDA configuration [30].

5. Layout of the Proposed Digital Calibration System

In Figure 12, the physical layout of the whole FDDA circuit with digital calibration system (overall FDDA) is shown. The boundaries of all calibration subcircuit components are marked in green. Each selected circuit is described using its dimension in μm .




Figure 12. Layout of the overall FDDA system.

The overall FDDA area is $157.92 \times 10^3 \mu\text{m}^2$, in size dimensions $336 \mu\text{m} \times 470 \mu\text{m}$. Table 2 offers size of selected subcircuits in comparison to the total FDDA area. One can ob-

serve that the calibration subcircuit occupies $\approx 19.97\%$ of the overall FDDA area. The largest block of calibration hardware is the control block with dimensions of $149.39 \mu\text{m} \times 79.62 \mu\text{m}$ and area of $11.656 \times 10^3 \mu\text{m}^2$. On the contrary, the smallest circuit is 7-bit counter with dimensions of $51.37 \mu\text{m} \times 15.41 \mu\text{m}$ and area of $0.792 \times 10^3 \mu\text{m}^2$.

Table 2. Areas of the selected circuits parts.

Circuit	On-Chip Area [$10^3 \mu\text{m}^2$]
Control block	11.656
DAC (main part)	9.462
DAC (correction part)	8.799
Counter (10-bit)	0.835
Counter (7-bit)	0.792
Total calibration subcircuit	31.543
Overall FDDA	157.920

6. Simulation Results

This section presents results of simulations in two groups data obtained before and after FDDA calibration using Monte Carlo (MC) analysis. In Figure 13, the best case (BC) and worst case (WC) of non-calibrated FDDA frequency response in terms of DC gain are shown. The BC of A_{DC} (Figure 13a) was reached with the value of 43.57 dB. In this case, bandwidth (BW) 2.58 kHz, gainbandwidth (GBW) value of 738.65 kHz, gain margin (GM) of 19.13 dB and phase margin (PM) of 115.73° were reached. In the WC of frequency response (Figure 13b), A_{DC} of extremely low value 6.60 dB was achieved due to the random variance of technological process and device mismatch. As for other parameters, $BW = 20.45 \text{ kHz}$, $GBW = 42.28 \text{ kHz}$, $GM = 42.57 \text{ dB}$ and $PM = 130.87^\circ$ were achieved.




Figure 13. Simulated frequency response of FDDA before calibration. (a) BC. (b) WC.

Figure 14a,b show CMRR and PSRR parameters of non-calibrated FDDA, respectively. Selected values at frequencies 1 kHz, 10 kHz, 100 kHz and 1 MHz are marked. In the BC of CMRR parameter, values of 90.96 dB @1 kHz, 90.56 dB @10 kHz, 93.42 dB @100 kHz were achieved, while @1 MHz the value dropped to 32.07 dB. In the WC of CMRR, the curve has similar shape except the dropped value in relative point of view. In this case, values of 41.78 dB @1 kHz, 41.62 dB @10 kHz, 39.35 dB @100 kHz was reached, while @1 MHz the CMRR value dropped to 20.40 dB. In the BC of PSRR, values of 72.87 dB @1 kHz, 69.22 dB @10 kHz, 63.95 dB @100 kHz were obtained, while @1 MHz the value again dropped to 14.93 dB. In the WC of PSRR before calibration, the curve is relatively constant within the 1 MHz band. PSRR values of 37.04 dB @1 kHz, 37.05 dB @10 kHz, 39.80 dB @100 kHz and 35.26 dB @1 MHz were reached.




Figure 14. Simulated parameters of FDDA before calibration. (a) BC and WC of CMRR parameter. (b) BC and WC of PSRR parameter.

Figure 15a shows BC and WC of frequency response after FDDA calibration. In the BC (Figure 15b), $A_{DC} = 43.93$ dB is almost identical with the value reached for non-calibrated FDDA circuit. On the other hand, the change occurred within the $BW = 1.58$ kHz and $GBW = 484.42$ kHz. Also GM and PM have similar values 19.92 dB and 122.34° in comparison to non-calibrated configuration. A considerable improvement in the WC (Figure 15b) can be observed compared to the non-calibrated version of FDDA. The value of $A_{DC} = 41.55$ dB was reached here (compared to 6.60 dB). Also values $BW = 5.49$ kHz, $GBW = 1.39$ MHz, $GM = 23.87$ dB and $PM = 72.01^\circ$ were obtained.




Figure 15. Simulated frequency response of FDDA after calibration. (a) BC. (b) WC.

Figure 16 shows BC and WC of CMRR and PSRR parameters after FDDA calibration. As for the CMRR parameter (Figure 16a) in the BC, we can state a certain deterioration at all frequencies, e.g. @1 kHz it dropped from the value of 90.96 dB to 85.56 dB. On the other hand, in the WC, an improvement was achieved at all frequencies, e.g. @1 kHz from the value of 41.78 dB to the value of 46.52 dB. In terms of PSRR parameter (Figure 16b), in simulations we can note the deterioration of this parameter at almost all frequencies again. The value of PSRR @1 kHz represented 72.87 dB in the BC before calibration, while after calibration, this value dropped to 42.89 dB. The WC situation values are very similar with before calibration @1 kHz, where the worst value is equal to 37.04 dB, while after calibration this value dropped to 17.45 dB. Similar decline in values are also @10 kHz and @100 kHz. The only improvement in the case of the PSRR parameter was simulated at @1 MHz, where before calibration in the BC this value is equal to 14.93 dB, while after calibration it rose to 17.59 dB. And the same was true in the WC, where the value before calibration was 35.26 dB, while after calibration, the value is 42.28 dB. This deterioration (or improvement at high frequencies) can be caused by the direct connection of DAC to the

input differential pair of FDDA. Through this connection, noise components of the signal can leak from the supply voltage to FDDA.




Figure 16. Simulated parameters of FDDA after calibration. (a) BC and WC of CMRR parameter. (b) BC and WC of PSRR parameter.

In Figure 17, the BC (Figure 17a) and WC (Figure 17b) of obtained V_{IN_OFF} through the zeroing V_{OUT_OFF} are shown. In the BC and WC, $V_{IN_OFF} = 28.29$ nV and $V_{IN_OFF} = 15.51$ μ V were reached, respectively.




Figure 17. Simulated V_{OUT_OFF} zeroing. (a) For BC of compensated V_{IN_OFF} . (b) For WC of compensated V_{IN_OFF} .

Figure 18 shows obtained histograms of V_{IN_OFF} for non-calibrated and calibrated FDDA. In non-calibrated configuration (Figure 18a), the mean value $\mu = -5.23$ mV and standard deviation $\sigma = 59.29$ mV. V_{IN_OFF} histogram of calibrated FDDA (Figure 18b) shows the improved values compared to non-calibrated FDDA, where the mean value $\mu = 1.23$ μ V and standard deviation $\sigma = 3.07$ μ V were achieved.




Figure 18. MC histograms of V_{IN_OFF} (a) Before calibration. (b) After calibration.

7. Measurement Results

In this section, measured results of the implemented digital calibration system are presented, classified similarly to simulations. The BC and WC of the measured frequency response of FDDA before calibration in terms of DC gain A_{DC} are shown in Figure 19. The BC (Figure 19a) exhibits the following parameters: $A_{DC} = 43.86$ dB, $BW = 5.24$ kHz, $GBW = 772.86$ kHz, $GM = 11.47$ dB and $PM = 54.09^\circ$. In the WC (Figure 19b) $A_{DC} = 42.10$ dB, $BW = 5.73$ kHz, $GBW = 764.03$ kHz, $GM = 12.12$ dB and $PM = 61.06^\circ$ were measured.




Figure 19. Measured frequency response of FDDA before calibration. (a) BC. (b) WC.

Figure 20 shows evaluated CMRR (Figure 20a) and PSRR (Figure 20b) parameters of FDDA before calibration. In this case, selected values at frequencies 10 kHz, 100 kHz and 1 MHz are marked. The BC of CMRR curve has a decreasing tendency, while 55.95 dB @ 10 kHz, 46.45 dB @ 100 kHz and 26.35 dB @ 1 MHz were reported. CMRR in the WC decreases more slowly but with lower initial values of 38.73 dB @ 10 kHz, 36.39 dB @ 100 kHz and 19.67 dB @ 1 MHz. PSRR parameter disposes a relatively constant value up to frequency ≈ 70 kHz in both cases. In the BC, PSRR values of 56.12 dB @ 10 kHz, 51.88 dB @ 100 kHz are reached, and then it drops to 25.06 dB @ 1 MHz. In the WC, the PSRR value rises within the range ≈ 70 –120 kHz, 40.56 dB @ 10 kHz, 41.72 dB @ 100 kHz and then, it drops sharply to the value of 26.31 dB @ 1 MHz.




Figure 20. Measured parameters of FDDA before calibration. (a) BC and WC of CMRR parameter. (b) BC and WC of PSRR parameter.

The BC and WC of frequency responses after FDDA calibration are shown in Figure 21. In both cases, almost all parameters are practically indistinguishable to non-calibrated reached values. In the BC (Figure 21a), $A_{DC} = 42.76$ dB, $BW = 5.73$ kHz, GBW reaches 738.14 kHz, GM and PM are equal to 13.23 dB and 54.69° , respectively. Similarly, in the WC of frequency response (Figure 21b), $A_{DC} = 42.02$ dB, BW and GBW reach values of 5.84 kHz and 729.70 kHz, respectively, and GM and PM values of 12.58 dB and 60.70° were achieved, respectively.




Figure 21. Measured frequency response of FDDA after calibration. (a) BC. (b) WC.

In Figure 22, the CMRR and PSRR parameters after FDDA calibration are depicted. It can be observed in CMRR parameter (Figure 22a) that the BC-curve has changed its downward tendency to rise up to ≈ 100 kHz, where the values 52.03 dB @ 10 kHz, 67.89 dB @ 100 kHz and 25.10 dB @ 1 MHz were obtained. As for the WC of CMRR, the curve shape is very similar to the non-calibrated configuration but at higher values at all frequencies were measured: 38.90 dB @ 10 kHz, 39.36 dB @ 100 kHz and 33.02 dB @ 1 MHz. The PSRR parameter (Figure 22b) of the calibrated FDDA is, in the BC, almost identical with non-calibrated configuration with the following values 56.68 dB @ 10 kHz, 49.32 dB @ 100 kHz and 26.05 dB @ 1 MHz. Similarly, the shape of the WC-curve is pretty similar to the one of non-calibrated FDDA, however, it lays at lower gain values: 33.50 dB @ 10 kHz, 33.65 dB @ 100 kHz and 21.39 dB @ 1 MHz.




Figure 22. Measured parameters of FDDA after calibration. (a) BC and WC of CMRR parameter. (b) BC and WC of PSRR parameter.

Figure 23 shows the measured calibration effect on V_{IN_OFF} in real time. The BC value is $V_{IN_OFF} = 21.70 \mu\text{V}$, while in the WC, V_{IN_OFF} value of $45.12 \mu\text{V}$ was obtained.




Figure 23. Measured V_{OUT_OFF} zeroing. (a) For BC of compensated V_{IN_OFF} . (b) For WC of compensated V_{IN_OFF} .

In Figure 24, a photography of the evaluation environment including a measurement PCB developed for chip measurements is shown.




Figure 24. Photography of workstation for measurement and testing FDDA.

Figure 25 shows under-microscope photography of implemented FDDA with the entire digital calibration system, and bonding wires on the left side of this picture. One can observe that it corresponds with layout exported from the design software environment (Figure 12).




Figure 25. Photography of implemented FDDA chip.

8. Results Comparison & Discussion

The overall comparison of simulated and measured results of the digital calibration system is presented in Table 3. Based on this comparison, it can be concluded that all the assumptions obtained by simulations have been confirmed experimentally. In terms of the measured FDDA frequency response after calibration, very similar parameter values were achieved in comparison before calibration, A_{DC} in range of 42.02–42.76 dB, BW in range of 5.73–5.84 kHz and GBW in range of 729.70–738.14 kHz. The same applies for reached GM in range of 12.58–13.23 dB and PM obtained in range of 54.69–61.70°. It can be stated the calibration subcircuit does not affect the frequency properties of the FDDA. It is a consequence of the correct transistors dimensions design at the DAC output and bulk-driven current mirrors. The simulated values of CMRR parameter were degraded in

BCs after calibration, but improved in the WCs after calibration. The measurement values of CMRR were improved in general, because WC boundary was shifted from the range of 19.67–38.73 dB to the range of 33.02–39.36 dB at selected frequencies.

Table 3. Simulation and measurement results comparison.

Parameter		Simulation				Measurement			
		Non-Calibrated		Calibrated		Non-Calibrated		Calibrated	
		BC	WC	BC	WC	BC	WC	BC	WC
Frequency & Phase Response	A_{DC} [dB]	43.57	6.60	43.93	41.55	43.86	42.10	42.76	42.02
	BW [kHz]	2.58	20.45	1.58	5.49	5.24	5.73	5.73	5.84
	GBW [kHz]	738.65	42.28	484.42	1.39M *	772.86	764.03	738.14	729.70
	GM [dB]	19.13	42.57	19.92	23.87	11.47	12.12	13.23	12.58
	PM [°]	115.73	130.87	122.34	72.01	54.09	61.06	54.69	60.70
CMRR [dB]	@1 kHz	90.96	41.78	85.56	46.52	-	-	-	-
	@10 kHz	90.55	41.62	84.59	46.51	55.95	38.73	52.03	38.90
	@100 kHz	93.42	39.35	65.42	41.86	46.45	36.39	67.89	39.36
	@1 MHz	32.07	20.40	29.07	26.07	26.35	19.67	25.10	33.02
PSRR [dB]	@1 kHz	72.87	37.04	42.89	17.45	-	-	-	-
	@10 kHz	69.22	37.05	42.89	17.44	56.12	40.56	56.68	33.50
	@100 kHz	63.95	39.80	41.38	16.73	51.88	41.72	49.32	33.65
	@1 MHz	14.93	35.26	17.59	42.28	25.06	26.31	26.05	21.39
V_{IN_OFF} [μV]		32.81	-159.30m *	28.29n *	15.51	-0.4416m *	-3.8471m *	21.70	45.12
V_{IN_OFF} (MC)			$\mu = -5.23$ mV $\sigma = 59.29$ mV	$\mu = 1.23$ μV $\sigma = 3.07$ μV			-		-

* Applying the current prefix to the specified unit.

The degradation of PSRR parameter reflects the diminution of the WC boundary from the range of 26.31–41.72 dB to the range of 21.39–33.65 dB at selected frequencies after FDDA calibration. As already mentioned, this PSRR degradation was caused by the connection of DAC output transistors and bulk-driven current mirror to the input differential pair. Measurement results proved that after FDDA calibration, V_{IN_OFF} was improved from the value of -0.4416 mV to the value of 21.70 μV in the BC, and from -3.8471 mV to 45.12 μV in the WC scenario.

Establishment of representative figure of merit (FOM) is hindered by limited results provided by other works. These are aimed mainly on application, where OPAMP calibration is used. Therefore, the performance of the developed calibration method is of the secondary interest. FOM is built in relative (FOM_R) and absolute (FOM_A) perspectives, as follows:

$$FOM_R = c_R \cdot V_{OFF_R} \cdot \frac{A_{CH}}{A_{OA}} \cdot \frac{P_{CH}}{P_{OA}}, \tag{17}$$

where c_R is scaling constant, V_{OFF_R} is reached V_{IN_OFF} , A_{CH} and A_{OA} are of calibration hardware and IC under calibration, respectively, and P_{CH} and P_{OA} are power consumption of calibration hardware and calibrated IC, respectively.

$$FOM_A = c_A \cdot V_{OFF_R} \cdot A_{CH} \cdot P_{CH}. \tag{18}$$

The FOM_R quantifies the proportion of calibration related hardware to calibrated amplifier in terms of area and power consumption demands. The FOM_A represents these quantities of calibration hardware in the absolute manner. Both versions are directly proportional to residual input referred offset of amplifier after the calibration is carried out. Furthermore, the scaling constants are used to improve clarity of results and set as $c_R = 10^9 \text{ V}^{-1}$ and $c_A = 10^{18} \text{ V}^{-1} \text{ m}^{-2} \text{ W}^{-1}$. Table 4 compares the key parameter results of our work compared to the other state of the art works.

Table 4. Global results comparison.

	This Work	[31]	[32]	[33]	[34]	[35]	[36]	[37]
Year	2023	2021	2021	2020	2022	2023	2022	2021
Technology	130	180	180	180	180	180	180	65
V_{DD} [V]	0.4	5	1.8/3.3	1.8	1.8	5	3.3	0.4
A_{OA} [$10^3 \mu\text{m}^2$]	126.38	44	—	4920	17	400	1206	8
A_{CH} [$10^3 \mu\text{m}^2$]	31.54	277.4	—	—	529	200	410	32.7
P_{OA} [μW]	23.11 *	742	5.59	211	210	3750	406	0.0119
P_{CH} [μW]	4.37 *	1925	—	—	—	750	—	—
V_{IN_OFF} [μV]	45.12 *	0.8	775	1.09	0.4	8	23	22
A_{DC} [dB]	42.02 *	—	34.5	132	—	20	44	24
BW [kHz]	5.84 *	—	0.352	2.6	—	1000	20	—
GBW [MHz]	0.730 *	4.2	—	2.96	1.45	10	1.92	—
Stages	2	2	2	—	2	3	2	1
FOM_R	2130	13,100	—	—	—	800	—	—
FOM_A	6.22	427.2	—	—	—	1200	—	—
Result source	Meas.	Meas.	Sim.	Meas.	Meas.	Meas.	Meas.	Sim.
Method	Dig.	CS + AZ	Analog.	CS	AZ	Hybrid	Dig. + CS	Analog.

* The WC of parameter is considered.

9. Conclusions

In conclusion, it can be stated that the proposed digital algorithm and developed ASIC hardware for V_{IN_OFF} calibration of FDDA works properly and reliably. Based on analysis of modeling the calibration subcircuit connection, it was determined which parasitic quantities will affect FDDA the most. With correct design of the critical transistors, it is possible to observe from the measurements that calibration has a negligible effect on the frequency and phase responses. Another advantage of the proposed calibration system is certainly its power consumption P_{CH} , which is equal to $2.85 \mu\text{W}$ in BC and $4.37 \mu\text{W}$ in WC while the whole system works with a supply voltage V_{DD} of 400 mV. The largest share in the power consumption values holds comparator circuit, whereas other calibration subcircuits consist of logic gates, flip-flops and M/2M DACs. The calibration time is related to the value of V_{IN_OFF} before calibration, to CLK_{EXT} signal and to resolution of the DACs. The CLK_{EXT} signal runs with a frequency of 1 kHz. This means that the longest possible calibration time for a 10-bit and 7-bit converters is 1152 ms. However, in both simulations and measurement cases, the calibration process was accomplished in less than 1 s. As for disadvantages, the size of additional calibration circuitry is almost 20% of the overall FDDA, which is still acceptable but not negligible. However, the developed calibration system could be used for much larger ICs, where the area overhead could be negligible. The reduction of the calibration subcircuit chip area represents space for further improvement in the future.

Author Contributions: Investigation D.M., M.S. and R.O.; conceptualization V.S. and D.A.; writing—original draft preparation, D.M. and V.S.; writing—review and editing, D.M. and V.S.; methodology, M.S. and D.A.; validation, M.P. All authors have read and agreed to the published version of the manuscript.

Funding: This work was funded in part by the Slovak Research and Development Agency under grant APVV-19-0392, the Ministry of Education, Science, Research and Sport of the Slovak Republic under grants VEGA 1/0731/20 and VEGA 1/0760/21. This work has also received funding from the Electronic Components and Systems for European Leadership Joint Undertaking under grant agreement No 876868. This Joint Undertaking receives support from the European Union's Horizon 2020 research and innovation programme and Germany, Slovakia, Netherlands, Spain, Italy.

Data Availability Statement: Data is contained within the article.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Razavi, B. *Design of Analog CMOS Integrated Circuits*, 2nd ed.; McGraw-Hill Education: New York, NY, USA, 2000; ISBN 978-0072380323.
2. Schaper, U.; Linnenbank, C. Comparison of Distance Mismatch and Pair Matching of CMOS Devices. In Proceedings of the ESSCIRC 2004—29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705), Estoril, Portugal, 16–18 September 2003; pp. 703–705.
3. Sheikholeslami, U. Process Variation and Pelgrom’s Law [Circuit Intuitions]. *IEEE J. Solid-State Circuits* **2015**, *7*, 8–9. [[CrossRef](#)]
4. Pelgrom, M.J.M.; Duinmaijer, A.C.J.; Welbers, A.P.G. Matching properties of MOS transistors. *IEEE J. Solid-State Circuits* **1989**, *24*, 1433–1439. [[CrossRef](#)]
5. Lakshmikummar, K.R.; Hadaway, R.A.; Copeland, M.A. Characterisation and modeling of mismatch in MOS transistors for precision analog design. *IEEE J. Solid-State Circuits* **1986**, *21*, 1057–1066. [[CrossRef](#)]
6. Bolt, M.; Cantatore, E.; Socha, M.; Aussems, C.; Solo, J. Matching properties of MOS transistors and delay line chains with self-aligned source/drain contacts. In Proceedings of the International Conference on Microelectronic Test Structures, Trento, Italy, 25–28 March 1996; pp. 21–25.
7. Onabajo, M.; Silva-Martinez, J. *Analog Circuit Design for Process Variation-Resilient Systems-on-a-Chip*, 2012nd ed.; Springer: Berlin/Heidelberg, Germany, 2012; ISBN 978-1461422952.
8. Arora, N.D.; Hauser, J.R.; Roulston, D.J. Electron and hole mobilities in silicon as a function of concentration and temperature. *IEEE Trans. Electron. Devices* **1982**, *29*, 292–295. [[CrossRef](#)]
9. Wan, X.; Zhang, L.; Liu, J.; Liu, J.; Fu, D. A Simple and Efficient Fuse-Trimming Circuit for Analog Design. In Proceedings of the IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Kunming, China, 3–6 November 2020; pp. 1–3.
10. Cheng, I.-H.; Kendrick, C.E. Failure Analysis and Optimization of Metal Fuses for Post Package Trimming. In Proceedings of the IEEE International Reliability Physics Symposium Proceedings, 45th Annual, Phoenix, AZ, USA, 15–19 April 2007; pp. 616–617.
11. Cha, H.K.; Yun, I.; Kim, J.; So, B.C.; Chun, K.; Nam, I.; Lee, K. A 32-KB Standard CMOS Antifuse One-Time Programmable ROM Embedded in a 16-bit Microcontroller. *IEEE J. Solid-State Circuits* **2006**, *41*, 2115–2124. [[CrossRef](#)]
12. Han, J.-W.; Moon, D.-I.; Meyyappan, M. One Time Programmable Antifuse Memory Based on Bulk Junctionless Transistor. *IEEE Electron. Device Lett.* **2018**, *39*, 1156–1158. [[CrossRef](#)]
13. Pastre, M.; Kayal, M. *Methodology for the Digital Calibration of Analog Circuits and Systems: With Case Studies*; Springer: Berlin/Heidelberg, Germany, 2005; ISBN 978-1402042522.
14. Agrich, Y.; Lifshits, V.; Pavlyuk, Y.; Gureev, I.; Vorobyev, D. CMOS Amplifier with Chopper Stabilization and Offset Calibration. In Proceedings of the 2020 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus), St. Petersburg and Moscow, Russia, 27–30 January 2020; pp. 2336–2339.
15. Yahyatabar, H.; Razaghian, F.; Yahyavi, M.; Nezhad, M.H. A 2.5V supply low noise CMOS amplifier using noise reduction technique of Chopper stabilization. In Proceedings of the 2011 9th IEEE International Conference on ASIC, Xiamen, China, 25–28 October 2011; pp. 828–833.
16. Ma, Y.; Bai, C.; Wang, Y.; Qiao, D. A Low Noise CMOS Bandgap Voltage Reference Using Chopper Stabilization Technique. In Proceedings of the 2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM), Nanjing, China, 23–25 October 2020; pp. 184–187.
17. Godoy, P.; Dawson, J.L. Chopper Stabilization of Analog Multipliers, Variable Gain Amplifiers, and Mixers. *IEEE J. Solid-State Circuits* **2008**, *43*, 2311–2321. [[CrossRef](#)]
18. Enz, C.C.; Temes, G.C. Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization. *Proc. IEEE* **1996**, *84*, 1584–1614. [[CrossRef](#)]
19. Raghuvver, V.; Balasubramanian, K.; Sudhakar, S. A 2 μ V low offset, 130 dB high gain continuous auto zero operational amplifier. In Proceedings of the 2017 International Conference on Communication and Signal Processing (ICCCSP), Chennai, India, 6–8 April 2017; pp. 1715–1718.
20. Chen, M.; Lu, W.; Tao, T.; Zhang, Y.; Chen, Z. A low-power auto-zeroed comparator for column-paralleled 14b SAR ADCs of 384288 IRFPA ROIC. In Proceedings of the 2013 IEEE International Conference of Electron Devices and Solid-state Circuits, Hong Kong, China, 3–5 June 2013; pp. 1–2.
21. Rooijers, T.; Huijsing, J.H.; Makinwa, K.A.A. A Quiet Digitally Assisted Auto-Zero-Stabilized Voltage Buffer with 0.6pA Input Current and 0.6 μ V Offset. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 11–15 February 2018; pp. 50–52.
22. Lu, J.; Holleman, J. A Low-Power High-Precision Comparator with Time-Domain Bulk-Tuned Offset Cancellation. *IEEE Trans. Circuits Syst. I Regul. Pap.* **2013**, *60*, 1158–1167. [[CrossRef](#)]
23. Ataeei, F.; Yavari, M. A wideband dual-mode VCO with analog and digital automatic amplitude control circuitry. In Proceedings of the 2011 19th Iranian Conference on Electrical Engineering, Tehran, Iran, 17–19 May 2011.

24. Vehring, S.; Ding, Y.; Boeck, G. Digital trimmable 24 GHz low-noise amplifier in 65 nm CMOS. In Proceedings of the 2018 22nd International Microwave and Radar Conference (MIKON), Poznan, Poland, 14–17 May 2018; pp. 496–499.
25. Thirunakkarasu, S.; Bakkaloglu, B. Built-in Self-Calibration and Digital-Trim Technique for 14-Bit SAR ADCs Achieving ± 1 LSB INL. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **2015**, *23*, 916–925. [[CrossRef](#)]
26. Šovčík, M.; Stopjaková, V.; Arbet, D.; Kováč, M.; Potočný, M. Digital methods of calibration for analog integrated circuits in nanotechnologies. In Proceedings of the 2017 15th International Conference on Emerging eLearning Technologies and Applications (ICETA), Starý Smokovec, Slovakia, 26–27 October 2017; pp. 1–6.
27. Šovčík, M.; Stopjaková, V.; Arbet, D.; Kováč, M.; Potočný, M. Adverse effects of digital calibration hardware on low-voltage operational amplifiers. In Proceedings of the 2018 28th International Conference Radioelektronika (RADIOELEKTRONIKA), Prague, Czech Republic, 19–20 April 2018; pp. 1–4.
28. Šovčík, M.; Stopjaková, V.; Arbet, D.; Kováč, M. Digital Calibration of Low-Voltage and Low-Power Analog ICs. In Proceedings of the 2018 16th International Conference on Emerging eLearning Technologies and Applications (ICETA), Starý Smokovec, Slovakia, 15–16 November 2018; pp. 505–510.
29. Šovčík, M.; Stopjaková, V.; Arbet, D.; Potočný, M. Autonomous On-Chip Digital Calibration for Analog ICs in Nanotechnologies. In Proceedings of the 2020 30th International Conference Radioelektronika (RADIOELEKTRONIKA), Bratislava, Slovakia, 15–16 April 2020; pp. 1–5.
30. Xu, K. Silicon electro-optic micro-modulator fabricated in standard CMOS technology as components for all silicon monolithic integrated optoelectronic systems. *J. Micromech. Microeng.* **2021**, *31*, 054001. [[CrossRef](#)]
31. Rooijers, T.; Karmakar, S.; Kusuda, Y.; Huijsing, J.H.; Makinwa, K.A. A Fill-In Technique for Robust IMD Suppression in Chopper Amplifiers. *IEEE J. Sol.-State Circuits* **2021**, *56*, 3583–3592. [[CrossRef](#)]
32. Choi, G.; You, D.; Heo, H.; Kim, H.; Kwon, Y.; Nam, K.; Lee, S.; Ko, H. Current-Reused Current Feedback Instrumentation Amplifier for Low Power Leadless Pacemakers. *IEEE Access* **2021**, *9*, 113748–113758. [[CrossRef](#)]
33. Kim, H.; Han, K.; Kim, J.; You, D.; Heo, H.; Kwon, Y.; Kim, C.Y.; Lee, H.D.; Ko, H. Chopper-Stabilized Low-Noise Multipath Operational Amplifier With Dual Ripple Rejection Loops. *IEEE Trans. Circuits Syst. II Express Briefs* **2020**, *67*, 2427–2431. [[CrossRef](#)]
34. Rooijers, T.; Huijsing, J.H.; Makinwa, K.A.A. An Auto-Zero-Stabilized Voltage Buffer With a Quiet Chopping Scheme and Constant Sub-pA Input Current. *IEEE J. Solid-State Circuits* **2022**, *57*, 2438–2448. [[CrossRef](#)]
35. Qu, T.; Liu, L.; Zeng, X.; Hong, Z.; Xu, J. A $0.24\text{-}\mu\text{V}$ -Input-Ripple $8\text{-}\mu\text{V}$ -Input-Offset 10-MHz Chopper Operational Amplifier Employing MOS-DAC-Based Offset Calibration. *IEEE Solid State Circuits Lett.* **2023**, *6*, 17–20. [[CrossRef](#)]
36. Yoo, M.; Kwon, Y.; Kim, H.; Choi, G.; Nam, K.; Ko, H. Low-Noise Resistive Bridge Sensor Analog Front-End Using Chopper-Stabilized Multipath Current Feedback Instrumentation Amplifier and Automatic Offset Cancellation Loop. *IEEE Access* **2022**, *10*, 12385–12394. [[CrossRef](#)]
37. Xie, S.; Liao, X.; Liu, L. An Ultra-Low Power Fully Differential Voltage-to-Time Converter with DC Offset Calibration for RF Wake-Up Receivers. In Proceedings of the 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), Zhuhai, China, 24–26 November 2021; pp. 113–114.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.