Effective Design Methodology of CLLC Resonant Converter Based on the Minimal Area Product of High-Frequency Transformer

Magdalena Bartecka 1, Mariusz Kłos 1 and Józef Paska 1,2,*

1 Institute of Electrical Power Engineering, Faculty of Electrical Engineering, Warsaw University of Technology, ul. Koszykowa 75, 00-662 Warsaw, Poland; magdalena.bartecka@pw.edu.pl (M.B.); mariusz.klos@pw.edu.pl (M.K.)
2 Interdisciplinary Division for Energy Analyses, National Centre for Nuclear Research, ul. Wołodyjowskiego 83, 02-724 Warsaw, Poland
* Correspondence: jozef.paska@idea.edu.pl or jozef.paska@pw.edu.pl

Abstract: In DC microgrids, CLLC topology is commonly applied for battery integration. It provides galvanic separation, the ability to integrate a high-frequency transformer into the resonance circuit, and the ability to operate in a wide range of voltage. Moreover, it assures zero voltage switching conditions for all switches and zero current switching conditions for secondary side switches, which enables obtaining high efficiency. This paper presents a clear and effective approach to design a methodology for a CLLC DC/DC converter, especially a resonant tank. High-frequency transformer is fully integrated in a resonant tank. Its size is minimal and based on area product parameter $A_p$. An equivalent scheme for first harmonic approximation analysis is presented with inclusion of parasitic elements. Based on it, the analytical formulas are provided, which enable graphical determination of working characteristics. It was proved that the model increases the accuracy of the results. The conditions of ZVS and maximal magnetizing inductance are established, including parasitic capacitances of secondary side switches and transformer parasitic capacitances. Based on the proposed design methodology, as the proof of concept, a small-power prototype with a GaN transistor was built operating at 364 kHz. Converter losses were determined through analytical expressions and compared with the experimental and simulation results.

Keywords: DC/DC power conversion; bidirectional power flow; CLLC resonant converters; design methodology; GaN transistors

1. Introduction

The significant development of renewable energy sources (RES), electromobility, and energy storage systems (ESS) in recent years makes it necessary to look for new solutions for their safe integration into the power system. Therefore, power electronic converters become one of the most important systems that enable the modern electric power systems to operate efficiently. Every renewable energy source, microgrid, or battery system requires them to control power flow and to work properly. ESS require bidirectional converters that provide wide voltage range regulation and high efficiency. One of the most promising topologies is a CLLC resonant converter with double active bridge. The topology provides galvanic separation and enables transferring a high amount of energy in two directions while adjusting output voltage range through the transformer ratio and intrinsic voltage gain characteristic while maintaining pulse frequency modulation (PFM) control. Moreover, CLLC converters provide natural zero voltage switching (ZVS) conditions for all switches and zero current switching (ZCS) conditions for secondary side switches when the synchronous rectification and correct control algorithm is applied [1,2]. That in turn helps to minimize switching losses and EMI emissions and allows to increase switching frequency, which leads to the reduced size of magnetic and cooling elements, increasing power density at the same time.
However, the design process of CLLC resonant converters, especially dedicated to battery storage application, is still quite complicated. The difficulties, despite the typical design of power electronics converters, are mainly associated with the resonant tank and a transformer, which is a crucial part of it. CLLC topology enables to integrate leakage and magnetizing inductances of high-frequency transformer into a resonant circuit. In many studies, this feature is used to reduce the size of the magnetic elements [3–5]. Thus, the transformer parameters affect soft switching capability, gain characteristics, and finally converter efficiency. Moreover, especially for high-frequency applications, the converter design should include the influence of parasitic elements and eddy currents, wide voltage regulation capability, and possibilities of high efficiency and high power density. Numerous papers address the design methodology issue simultaneously with converter operation principle analyses [3,4,6–15]. The design process of resonant tanks usually comprises several parts: development of a mathematical model (equation formulation), selection of resonant tank parameters based on graphical operation characteristics, and, finally, resonant element fabrication (i.e., coils and/or transformer). The first stage, which usually involves the development of a mathematical model, aims to provide accurate characteristics of the device’s performance. Most commonly, first harmonic approximation (FHA) is used for signal analysis [3,4,6,9,10]. The main drawback of FHA analysis, which is a decrease in accuracy for a switching frequency significantly different from the resonant frequency, is compensated for by the concise form of the mathematical equations and the simplicity of their implementation. More complex models based on time domain analysis are also being developed [8,11,12], which enable determining operation characteristics more precisely. However, the equations have a complex form and need to be formulated for each possible state of the converter [16].

Once the mathematical models are developed, the next design steps involve the selection of optimal resonant circuit elements—inductance and capacitance. The size of these components is selected on the basis of the operating characteristics of the device, which are determined graphically using developed mathematical models. The most important characteristics are voltage gain or output current as a function of switching frequency. Shapes of the characteristics vary depending on the resonant circuit parameters, such as quality factor—$Q_0$, characteristic impedance—$Z_0$, and ratio of resonant series inductance to parallel (magnetizing) inductance—$m$. However, performing operational characteristics in graphical form and finding the optimal solution requires first adopting the initial parameters of $Q_0$, $Z_0$, and $m$. The choice of them is very wide, and recommendations for this choice are often general, complicated, or presumed. For example, in [6], symmetrical resonant circuit parameters are determined based on FHA analysis. Analytical formulas are proposed to calculate the maximum values of the quality factor, output current, and characteristic impedance, for which the gain characteristics are monotonic. Determining the maximum values of these parameters is important for the operational characteristics of the device but may lead to over-sizing the magnetic components. Moreover, the formulas are complicated and difficult to apply in practice. In [10], the design process for a symmetrical resonant circuit is also based on FHA. The maximum value of the circuit quality factor was predetermined to be 0.4. However, it should be noted that the quality factor depends on both the resonant circuit parameters, which are unknown, and load ($Q_0 = Z_0 / R_0$), so, for circuits with rated parameters significantly different from the proposed solution, this value does not necessarily guarantee satisfactory results. Subsequently, based on the gain characteristics, the $m$ ratio and the maximum switching frequency guaranteeing the required voltage gain were selected and the remaining parameters of the resonant circuit were calculated. In [13], a design methodology for an asymmetrical resonant tank is presented based on statistical design of experiments (DoE). Firstly, analytical expressions are provided in order to guarantee desirable voltage gain and limit the maximal values of circuit quality $Q_0$ and $m$ ratio. Then, within the obtained range of $Q_0$ and arbitrarily chosen borders of $m$, the solution is searched based on DoE. In [17], unified modeling, analysis, and design of the CLLC type are proposed. The focus is on charging and discharging parameters
relation. Once analytical expressions are based on the FHA model, gain characteristics are determined with presumed chosen quality factor $Q_0$. In [12], a CLLC design methodology is proposed that is based on a time domain model and parameter equivalent. Although the authors define possible operation states of the converter and provide equations to determine accurate operation characteristics, the form of them is very complex as well as the proposed process of design with their usage.

As the literature study shows, many researchers propose design methodologies of CLLC converters based on predetermined parameters of $m$, $Q_0$, and $Z_0$. Only in several papers is the design procedure based on very complex formulas providing precise parameter ranges. This means that the resonant tank is determined independently of the physical size of the transformer. The transformer is fabricated once the resonant tank parameters, such as $Z_0$ and $Q_0 m$, are finally selected. The main difficulty in the presented approach lies in constructing components of predefined parameters, which may sometimes be unfeasible or cost a great deal of time and money. Therefore, it seems that there is still a need for a clear, effective, and practical approach to design of bidirectional CLLC converter, which reduces the pool of possible solutions and simplifies this process. The method proposed in this article is the opposite of the presented ones. First, the transformer is predesigned and fabricated and then its parameters are measured or estimated mathematically. The minimum area product $A_p$ of the transformer is proposed to find the initial parameters for the high-frequency resonant tank, such as characteristic impedance $Z_0$, quality factor $Q_0$, and inductance ratio $m$. Although the area product parameter is a well-known design method for high-frequency transformer, it has never been used as a “starting point” in the design of a CLLC resonant tank. The presented approach reduces the pool of potential solutions and ensures the feasibility of the components. In addition, the paper presents a new modified FHA analysis scheme with inclusion of parasitic elements. Based on it, equations are obtained for determination of voltage gain characteristics. An improved condition for calculating maximum magnetizing inductance is also provided, with the inclusion of parasitic capacitances of transformer and switches on the secondary side.

The paper is structured as follows: Section 2 provides the research methodology, including a modified FHA model with parasitic components and equations to determine voltage gain and phase shift characteristics and power losses regarding CLLC FB converter analysis, while Section 3 presents the design methodology based on minimum area product to determine the resonant tank parameters, including parasitic components. Section 4 provides the experimental and simulation results of the developed small-power high-frequency prototype with GaN transistors and then a discussion, and Section 5 presents the conclusions.

2. Research Methodology
2.1. FHA Model and Principles of Operation

The design methodology proposed in this paper is developed for the CLLC DAB converter. Its scheme is illustrated in Figure 1, including parasitic elements. The converter has a full bridge (FB) structure on the both sides of the high-frequency transformer. The resonant circuit is composed of primary and secondary capacitors ($C_{rp}$, $C_{rs}$), primary and secondary series inductances ($L_{rp}$, $L_{rs}$), and parallel inductance ($L_m$) on the primary side. Inductances are fully integrated with high-frequency transformer, while series inductances reflect stray inductances and parallel inductance reflects magnetizing inductance. Parasitic elements are winding and core resistances and transformer capacitance and transistor on-resistances and output capacitances. It is assumed that the resonant tank is symmetrical, including transformer ratio determined as

$$n = \frac{N_p}{N_s}$$

where $N_p$—number of turns in primary winding, $N_s$—number of turns in secondary winding.
Thus, for the forward power flow, the equivalent resonant elements transferred for the primary side are \( L_{rp} = L'_{rs} = n^2 L_{rs}, \ C_{rp} = C'_{rs} = C_{rs}/n^2 \). In the backward mode, the primary side elements are transferred to the secondary side in a similar manner. In the forward mode (FM), the primary side FB is generating high-frequency voltage, while secondary side FB is rectifying. In the backward mode (BM), the operation is opposite.

2.2. FHA Circuit Scheme Equivalent

First harmonic approximation (FHA) is one of the most popular methods in resonant circuit signal analysis. Since impedance of the resonant tank strongly depends on the frequency, it is assumed that the circuit responds mainly on the basic component of the input square signal, while, for other higher frequencies, it works as a filter. The theory is reliable for switching frequency close to resonant frequency. If the switching frequency is highly reduced, the secondary side resonant current becomes discontinuous and the results are not so accurate. Nevertheless, thanks to FHA, it is possible to determine the operation characteristics of the device, including voltage gain and current in function of resonant parameters and switching frequency, and formulate closed equations, which greatly simplify the design procedure, especially at the initial stage.

In Figure 2, basic FHA equivalent circuit of CLLC DAB converter is presented, where parasitic elements are omitted.

FHA equations of the basic CLLC circuit are well-known and the detailed analysis may be found, for example, in [6]. Therefore, here, only the short recall is provided. First harmonic of voltage \( v_{p1} \) obtained behind the full bridge is equal to (2) and its rms value to (3).

\[
v_{p1}(t) = \frac{4V_g}{\pi} \sin(\omega_s t) = V_{p1} \sin(\omega_s t)
\]

(2)

\[
V_{p1 \text{ rms}} = \frac{2\sqrt{2}V_g}{\pi}
\]

(3)

where \( V_g \) — grid voltage, \( v_p \) — square voltage behind switching network, \( \omega_s \) — switching angular frequency, \( v_{p1} \) — first harmonic component of voltage behind the switching network.
The fundamental component of the primary resonant current can be described by Formula (4), and the average value of the input current at the midpoint of the period can be expressed by Formula (5).

\[ i_{p1}(t) = I_{p1} \sin(\omega_s t - \phi_p) \]  
\[ (i_p(t))_{T_s/2} = \frac{2}{\pi} I_{p1} \cos(\phi_p) \]

where \( T_s \) — switching period, \( \phi_p \) — phase shift between current and voltage at the output of primary side full bridge.

The signals at the output of resonant tank can be approximated similarly, including transformer turn ratio \( n \). First harmonic of voltage is equal to (6) and its rms value is equal to (7). It is assumed that filtering circuit at the output of secondary FB is effective; voltage and current in DC stage \( (I_b, V_b) \) are constant in time. Current at the output of resonant tank is determined by (8).

\[ v_{r1}(t) = n V_{r1} \sin(\omega_s t - \phi_s) = \frac{n \cdot 4 V_b}{\pi} \sin(\omega_s t - \phi_s) \]  
\[ V_{r1,\text{rms}} = \frac{n \cdot 2 \sqrt{2} V_b}{\pi} \]

where \( \phi_s \) — phase shift between current and voltage at the output of resonant tank.

\[ i_{r1}(t) = I_{r1} \sin(\omega_s t - \phi_s) \frac{1}{n} \]  
\[ R'_{ac} = \frac{V_{r1}}{I_{r1}} \]  
\[ I_b = \frac{1}{n} \cdot \frac{2}{\pi} I_{r1} \cos(\phi_s) \]  
\[ R_{ac} = \frac{V_{r1}}{I_{r1}} = \frac{8 V_b}{\pi^2 I_b} = \frac{8}{\pi^2} n^2 R_0 \]

Transfer function for circuit in Figure 2 is described as

\[ H(j\omega) = \frac{Z_{pr}(j\omega)}{Z_{in}(j\omega)} \cdot \frac{R'_{ac}}{j\omega L_{pr} + (j\omega C_{pr})^{-1} + R'_{ac}} \]  

where

\[ Z_{in}(j\omega) = j\omega L_{pr} + (j\omega C_{pr})^{-1} + Z_{pr}(j\omega) \]  
\[ Z_{pr}(j\omega) = \frac{j\omega L_m(j\omega L_{rs} + (j\omega C_{rs})^{-1} + R''_{ac})}{j\omega L_m + j\omega L_{rs} + (j\omega C_{rs})^{-1} + R''_{ac}} \]

Voltage gain in resonant circuit is determined by the transmittance modulus \( M_v \) (15) and phase shift by its argument \( \Phi_v \) (16).

\[ M_v = |H(j\omega)| \]  
\[ \Phi_v = \arg H(j\omega) \]
Phase shift $\Phi_v$ between current and voltage observed from the terminals of the primary resonant tank is essential to determine the character of the load—capacitive or inductive, and to assess possibilities of zero voltage switching (ZVS) or zero current switching (ZCS) condition.

The scheme in Figure 2 is the most commonly used. However, it is known that the influence of parasitic components can play a significant role in operation principles of the converter [18]. In Figure 3, a new modified equivalent scheme is proposed, including parasitic elements. The expressions for the electrical signals stay the same, while the impedances of the resonant circuit are changed.

For the equivalent scheme with parasitic elements, transfer function is described by the following equation:

$$H_{par}(j\omega) = \frac{Z_{p1}(j\omega)}{Z_{in}(j\omega)} \cdot \frac{Z_{p2}(j\omega)}{j\omega L_{rp} + (j\omega C_{rp})^{-1} + R_{ac}'} \cdot \frac{R_{s}'}{R_{p}'}$$

where

$$Z_{p1}(j\omega) = \frac{j\omega L_{rp} + Z_{p2}(j\omega)}{j\omega C_{rp}(j\omega L_{rp} + Z_{p2}(j\omega)) + 1}$$

$$Z_{p2}(j\omega) = \frac{(R_{Fe} + j\omega L_{m}) + (j\omega L_{sr})^{-1} + R_{s}'}{(R_{Fe} + j\omega L_{m})(j\omega L_{sr} + (j\omega C_{rs})^{-1} + R_{s} + R_{ac}')}$$

$$Z_{in}(j\omega) = (j\omega C_{rp})^{-1} + R_{p} + Z_{p1}(j\omega)$$

$$M_{V_{par}} = |H_{par}(j\omega)|$$

$$\Phi_{V_{par}} = \arg H_{par}(j\omega)$$

Resonant circuit is characterized by additional parameters, like resonant frequency $f_r = 1/(2\pi \sqrt{L_{rp}C_{rp}})$, characteristic impedance $Z_0 = \sqrt{L_{rp}/C_{rp}}$, quality factor $Q_0 = Z_0/R_{ac}'$, and inductance ratio $m = L_{rp}/L_{m}$, whose significance is discussed in the following sections.

2.3. Principles of Operation

CLLC converter has the natural ability to provide soft switching of the switches. If the equivalent input impedance $Z_{in}$ is inductive, then the switches of primary side are switched on under zero voltage, which greatly eliminates switching losses. The secondary side switches are switched off under zero current if the switching frequency is lower or equal $f_r$. However, switching frequency lower or equal to resonant frequency is not sufficient condition to ensure ZVS. Additionally, the resonant current on primary side has to be greater than zero at the beginning of dead time to overcharge parasitic capacitances of switches and transformer. Similar analyses are completed in [10,18,19] for different
resonant converters. The equivalent circuit during the period of dead time is illustrated in Figure 4. For the simplicity of the analysis, it is assumed that

- switching frequency is equal to the resonant frequency;
- magnetizing inductance is viewed as the current source;
- magnetizing current is equal to primary current and remains constant during dead time (Figure 5).

![Equivalent scheme during dead time in forward mode (FM).](image)

**Figure 4.** Equivalent scheme during dead time in forward mode (FM).

Taking into account above assumptions, operation of the equivalent circuit in Figure 4 during dead time in forward mode may be described by Formulas (23)–(25).

\[
i_{Lrs} = i_{Crs} = C_{rs} \frac{dV_{rs}}{dt} = 0 \tag{23}
\]

\[
V_{Lrs} = L_{rs} \frac{di_{Lrs}}{dt} = 0 \tag{24}
\]

\[
0 = V_{CD} + V'_{Lrs} + V'_{Crs} - V_{Lm} \rightarrow V_{Lm} = V_{CD} \tag{25}
\]

where \(V'_{Lrs} = nV_{Lrs}\) and \(V'_{Crs} = nV_{Crs}\).

From the principle of charge conservation in time, the following expression is formulated:

\[
I_{L_{m_{\text{max}}}} = 2V_{b}C_{\text{oss}_{pr}} + \Delta V_{CD}C_{w} + 2nV_{b}C_{\text{oss}_{sec}}/n^2 \tag{26}
\]

where \(\Delta V_{CD} = 2nV_{b}\).

Magnetizing current is equal to

\[
v_{Lm} = L_{m} \frac{di}{dt} \rightarrow I_{L_{m_{\text{max}}}} = \frac{nV_{b} \cdot (T/2 - t_d)}{2L_{m}} \tag{27}
\]

By substituting Equations (26) and (27) with the sides, and assuming a transformer ratio \(n\), the maximum magnetizing inductance should satisfy Equation (28) in forward mode and Equation (29) in backward mode. The calculated inductances are viewed from the supply side for the given mode of operation. Correct operation of the circuit in both modes of operation will be ensured by the smaller value of the calculated magnetizing inductances converted to the same side of the transformer.

\[
L_{m_{\text{max,frd}}} = \frac{t_d(T/2 - t_d)}{4(C_{\text{oss}_{pr}} + C_{w} + C_{\text{oss}_{sec}}/n^2)} \tag{28}
\]

\[
L_{m_{\text{max,bck}}} = \frac{t_d(T/2 - t_d)}{4(C_{\text{oss}_{sec}} + C_{w}n^2 + C_{\text{oss}_{pr}}n^2)} \tag{29}
\]

Due to the symmetrical control of the switch pairs lying on the diagonals, the converter performance in the first half of the switching period is the same as in the second half of
the cycle for the complementary pair. The operation in both directions of power flow is symmetrical. With reference to Figure 5, the operation is as follows:

1. at time $[t_0 - t_1]$, transistors A1 and D1 on the primary side and A2 and D2 on the secondary side are turned on, providing synchronous rectification. During this time, the circuit resonates at the frequency specified for the series inductance $L_{rp}$ and the resonant capacitance $C_{rp}$ of the primary side.

2. at time $t_1$, the secondary-side current reaches zero and switches A2 and D2 are turned off under ZCS conditions. At time $[t_1 - t_2]$, switches A1 and D1 continue to conduct, and the resonant current is equal to the magnetization current, which increases linearly until time $t_2$.

3. at time $t_2$, switches A1 and D1 are turned off, and the dead time $[t_2 - t_3]$ begins. The magnetizing current reaches its maximum value, increasing linearly from negative to positive peak value during $[t_0 - t_2]$ (equal to $T/2 - t_d$). The voltage at $L_m$ at the moment $t_2$ decreases from a positive to a negative value approximately equal to the input voltage modulus. The inductance $L_m$ enters to resonance. At this time, the magnetizing current charges the output capacitances of switches A1 and D1, and the voltage across the switches increases from zero to the maximum voltage. For the complementary pair of transistors (B1 and C1), the current discharges the capacitances of the switches, and the voltage drops to zero. This makes it possible to turn on the transistors under ZVS conditions. At the same time, the parasitic capacitance of the transformer is discharged, and the parasitic capacitances of the secondary side switches are overcharged.

4. at time $t_3$, the second half period begins. The complementary pairs of switches are switched, and the resonant current changes direction.

![Figure 5. Signals of CLLC converter in FM.](image-url)
2.4. Loss Analysis

2.4.1. Conduction Losses of Switches

Conduction losses result from current flow through all resistance elements. The value is proportional to square of rms current and resistance. For DAB conduction, losses in switches are the effects of on-resistance and can be calculated by

$$P_{on-t} = 2 \cdot I_{pr-rms}^2 \cdot R_{dson-pr} + 2 \cdot I_{sec-rms}^2 \cdot R_{dson-sec}$$  \hspace{1cm} (30)

where

$$I_{pr-rms} = \frac{V_{plms}}{Z_{in}(j\omega)} = \frac{2\sqrt{2}V_g}{|Z_{in}(j\omega)|}$$  \hspace{1cm} (31)

$$I_{sec-rms} = \frac{n \cdot V_{plms}}{|Z_{in}(j\omega)|} \frac{|Z_{tr}|}{|Z_{tr}(j\omega)|} + |j\omega L_t - j\omega C_w + R_p + R_{sec}|$$  \hspace{1cm} (32)

where $i_{pr}$—rms primary side current, $R_{dson-pr}$—on-state resistance of primary side switches, $i_{sec}$—rms secondary side current (neglecting parasitic capacitance of transformer $C_w$ due to its small value), $R_{dson-sec}$—on-state resistance of secondary side switches.

2.4.2. Driver Losses

Losses in driver circuits are rather low and represent a small fraction compared to total losses of the converter. In GaN transistor, driver losses are associated with recharging input charge of a gate:

$$P_g = f_{sw} Q_g V_g$$  \hspace{1cm} (34)

where $f_{sw}$—switching frequency, $Q_g$—gate charge, $V_g$—gate voltage.

However, total losses in driver circuit includes also losses in integrated circuit [20]:

$$P_{dr} = V_{DDI}I_{DDI} + 2V_{DDI2}I_{DDI2} + f_{sw} Q_g V_{DD2} R_p R_{sec} + f_{sw} Q_g V_{DD2} R_n + f_{sw} C_{int} V_{DD2}^2$$  \hspace{1cm} (35)

where $V_{DDI}$—driver input supply, $I_{DDI}$—input leakage current, $V_{DDI2} = V_g$—driver output supply, $I_{DDI2}$—output leakage current, $f_{sw}$—switching frequency, $Q_g$—gate charge, $C_{int}$—driver input parasitic capacitance, $R_g$—external gate resistor, $R_p$—driver pull-up resistor, $R_n$—driver pull-down resistor.

2.4.3. Switching Losses

Switching losses in proposed converter occur only during switching off of grid side transistors, while during switching on the ZVS conditions are held [4]:

$$P_{off} = \frac{V I_{off} f_{sw}}{2}$$  \hspace{1cm} (36)

where $I$—current during switching off, $t_{off}$—switching off time, $V$—drain-source voltage.

2.4.4. Transformer Losses

Transformer losses comprise core losses $P_{Fe}$, winding losses $P_{Cu}$, and additional losses $P_{add}$:

$$P_t = P_{Fe} + P_{Cu} + P_{add}$$  \hspace{1cm} (37)

Winding losses are proportional to square of rms current flowing through them and effective ac resistance of particular winding. The proposed two-winding single-phase transformer can be calculated by formula:

$$P_{Cu} = i_{pr-rms}^2 R_{eff-pr} + i_{sec-rms}^2 R_{eff-sec}$$  \hspace{1cm} (38)
where $R_{eff}$—effective resistance of winding for high-frequency current flow.

To calculate losses in Litz wires, Formula (39) may be used [21]. The calculations are reliable if skin depth is not less than diameter of a single wire in a bundle $d_s \leq \delta$ and assuming that the field intensity increases linearly as the winding is wound and is constant across the width of the section.

$$P_{Litz} = I_{rms}^2 R_{DC} F_r$$  \hspace{1cm} (39)

where $F_r$ ratio of DC resistance $R_{DC}$ rises due to eddy currents of high-frequency determined by [21]

$$F_r = 1 + \left(\frac{\pi \omega \mu_0 N_s n_l^2 d_s^6 k}{768 (\rho_c b_c)^2}\right)$$ \hspace{1cm} (40)

where $\omega$—angular frequency of current, $N_s$—number of turns in a section, $n_l$ —number of wires in a bundle, $d_s$—wire diameter, $\rho_c$—resistivity of the conductor material (copper), $b_c$—width of core winding window, $k$—factor associated with the magnetic field distribution (normally equal to 1).

Losses in a core result mainly from core magnetization (changes in a hysteresis loop) and eddy currents. Losses in a core are usually described by Steinmetz equations, whose basic version is described by the relation (41). The basic equation has limitations, such as being applicable only for sinusoidal excitation without DC offset, and does not take into account the effect of temperature changes. However, it is still readily used for basic loss estimation since the coefficients can be easily found in the manufacturer’s data or determined empirically. Therefore, we decided to use basic Steinmetz formula for core loss calculations in our study.

$$P_v = k f^a B^b$$ \hspace{1cm} (41)

where $P_v$—averaged power loss per unit volume, $f$—frequency of magnetic induction changes, $B$—peak value of magnetic induction, $k$, $a$, $b$—material constants.

3. Design Methodology

3.1. Input Data

The proposed methodology of CLLC converter design is illustrated in the graphical form in Figure 6.

The first step during CLLC converter design should be defining electrical parameters of input and output sides, including required ranges of their changes according to operation principles of batteries or power supply. The following criteria should be taken into account:

- nominal power and power range;
- input and output voltage ranges;
- nominal input and output current;
- resonance frequency.

Based on voltage ranges minimal $M_{V_{min}}$ and maximal $M_{V_{max}}$, voltage gain should be calculated for both forward and backward mode:

$$M_{V_{min}} = \frac{nV_{b_{min}}}{V_{g_{max}}}$$ \hspace{1cm} (42)

$$M_{V_{max}} = \frac{nV_{b_{max}}}{V_{g_{min}}}$$ \hspace{1cm} (43)

$$M_{V_{min}} = \frac{V_{g_{min}}}{nV_{b_{max}}}$$ \hspace{1cm} (44)

$$M_{V_{max}} = \frac{V_{g_{max}}}{nV_{b_{min}}}$$ \hspace{1cm} (45)

where $n$—transformer ratio, $V_{b_{min}}$—minimal battery voltage, $V_{g_{max}}$—maximal grid voltage, $V_{b_{max}}$—maximal battery voltage, $V_{g_{min}}$—minimal grid voltage.
Further, switches of bridges in both sides should be chosen. The values of parasitic effective output capacitance $C_{oss}$ and resistance during on-state $R_{DS_{-on}}$ should be reported.

### 3.2. Transformer Design

Proposed design methodology based on area product is used in this article for single-phase devices; therefore, it is recommended to apply it to small-power (up to 3–4 kW) converters with transformer windings created from Litz wire.

The first step during transformer design should be the choice of core material. Further, the appropriate core shape should be selected. The criteria of maximum frequency range, core losses, maximum induction, and EMI emissions should be taken into account during the core selection.

The maximum steady-state induction flux for odd harmonics, which is contained in the transformer input signal, is expressed by the relation (46), which leads to the formula for the minimum number of primary windings (47).

$$\Phi_{max} = \frac{4V_{g}}{N\pi\omega} \sum_{k=1}^{\infty} \frac{1}{(2k-1)^2} = B_{max}A_{c}$$  \hspace{1cm} (46)

$$N_p = \frac{2V_{g}}{\pi^2fB_{max}A_{c}} \sum_{k=1}^{\infty} \frac{1}{(2k-1)^2}$$  \hspace{1cm} (47)

---

**Figure 6.** Methodology of CLLC converter design.
Further, the size of the core may be selected based on the area product parameter $A_p$. However, before this step, proper sizes of winding wires should be chosen. Usually, current density of 2–5 A/mm$^2$ is assumed to be appropriate, although the final number of strands in Litz wire could be later modified according to the formula [22]:

$$ n_l = \frac{k \delta^2 b}{N_{ls}} $$  \hspace{1cm} (48)

where $k$—a constant calculated according to (49), $N_{ls}$—the number of turns in the section, $b$—the width of the section from the cross-section in which one winding is in contact with the other.

$$ k = \frac{\sqrt{192(F_R - 1)}}{\pi d_s^3} $$  \hspace{1cm} (49)

where $F_R$ is the coefficient of conductor resistance increase at high frequency, determined by the relation (40), and $d_s$ is a single strand diameter.

The final number of strands in the bundle should be within ±25% of the resulting value.

The cross-sectional area of the primary ($A_{pwa}$) and secondary ($A_{swa}$) windings are, respectively, defined by the formulas:

$$ A_{pwa} = N_p A_{wp} $$  \hspace{1cm} (50)

$$ A_{swa} = N_s A_{ws} $$  \hspace{1cm} (51)

where $A_{wp}$—cross-section of primary winding wire, $A_{ws}$—cross-section of secondary winding wire.

The available area of the winding window $W_a$ is determined by the manufacturer and already takes into account the area limitation due to a bobbin. In addition, non-filling of the space due to the circular shape of conductors, insulation of conductors, insulation of winding layers, etc., must be taken into account. In summary, it is recommended to assume a window fill factor $k_u = 0.4–0.6$ of the available area $W_a$:

$$ W_a k_u \geq N_p A_{pwa} + N_s A_{swa} = N_p A_{pwa} + \frac{N_p}{n} A_{swa} $$  \hspace{1cm} (52)

By substituting Formula (47) for the number of turns of the primary windings and $N_s = N_p / n$ for the number of turns of the secondary side, the relationship for the area product $A_p$ (53) is obtained, which is by definition the product of window area and core cross-section area. $A_p$ is usually specified in [cm$^4$], so, when converting the cross-sectional area of the core from meters to centimeters, the numerator is multiplied by $10^4$, obtaining:

$$ W_a A_c = A_p \geq \frac{10^4 (A_{wp} + \frac{A_{ws}}{n})}{k_u} \frac{2V_g}{\pi^2 f B_{max}} \cdot \sum_{k=1}^{\infty} \frac{1}{(2k - 1)^2} $$  \hspace{1cm} (53)

Thus, knowing the core material and maximum saturation induction, resonant frequency, transformer ratio, and input voltage, the minimum value of the parameter $A_p$ can be calculated, which is generally available in manufacturers’ catalogs.

After selecting the core geometry, material, and the smallest size satisfying the condition (53), the minimum number of primary side windings can be calculated according to Formula (47) taking into account the cross-section of the column of the selected core $A_c$. Then, the number of secondary side turns ($N_p/n$) can be calculated. Obtaining an integer number for the secondary side windings may require changing the number of primary side windings. In this case, the two values must be adjusted accordingly to match the transformer’s turn ratio. The ratio calculated in this way is ideal and may differ from the
actual ratio. The selected core must meet the condition (52) for the modified number of turns, and, if necessary, a larger size from the series should be selected.

At this stage, the leakage inductances can be initially estimated. In many publications, the appropriate formula for the calculations is provided [23–25]. Increasing the number of winding sections reduces eddy currents associated with the proximity effect but at the same time reduces the leakage inductance. In contrast, the lack of sectioning increases the leakage inductance, which can play an important role for CLLC converters. At applications of low power, high frequencies, and low voltages, leakage inductance will be low, so sectioning may not be advisable. In contrast, at high power, low frequencies, and high voltages, the leakage inductance without sectioning of the winding may be too high. Thus, depending on the power range, resonant frequency, and voltage, a final decision has to be made on the winding arrangement. The most reliable values of transformer leakage inductance for further simulations and experiments can be obtained by measuring a preliminary constructed transformer. Also, measuring parasitic capacitance of a preliminary fabricated transformer is the best way to obtain an accurate model.

As already mentioned, in CLLC converters, the magnetizing inductance plays a significant role in determining voltage gain characteristics and affects the system efficiency. So, firstly, it should be limited to provide ZVS conditions for the switches according to (28). Then, the magnetizing inductance, with respect to the leakage inductance, should be chosen to provide required voltage gain.

### 3.3. Resonant Capacitance

The resonance capacitors of the primary and secondary sides are calculated from the series resonance relationship for the estimated leakage inductances of the primary and secondary sides, respectively:

\[
C_{rp} = \frac{1}{(2\pi f_r)^2 L_{rp}} \quad (54)
\]

\[
C_{rs} = \frac{1}{(2\pi f_r)^2 L_{rs}} \quad (55)
\]

### 3.4. Transfer Function

Based on the FHA equivalent scheme in Figure 3 and Equations (21) and (22), the voltage gain characteristics and impedance character may be determined. The most reliable characteristics will be obtained for already-built and measured transformer. In Figures 7 and 8, voltage gain characteristics for ideal circuit without parasitic elements and circuit with parasitic elements are compared for forward and backward mode, respectively. Solid lines indicate the results for the FHA equivalent model, while the marks indicate the results of the simulations, where all parasitic elements were omitted or included. From the figures, it can be seen that, although FHA analysis in some cases does not provide accurate results, the inclusion of parasitics in simulation models and in equivalent schemes can improve the accuracy, especially in the part of frequencies significantly different than resonant. Due to the nonlinear behavior of transformer voltage ratio under different load, the characteristics of FM and BM are not purely symmetrical.

In Figure 9, voltage gain characteristics in the function of the normalized frequency \((f_s / f_r)\) and dependent on \(m\) ratio are presented for both backward and forward mode. Higher magnetizing inductance (lower \(m\)) results in more flat curve and may lead to voltage gain lower than unity in wide frequency range. However, it also increases system efficiency and reduces conduction losses.

In Figure 10, voltage gain characteristics in the function of the normalized frequency \((f_s / f_r)\) and dependent on characteristic impedance \(Z_0\) are presented for both backward and forward mode. Higher \(Z_0\), which defines leakage inductance higher than resonant capacitors, causes more flat gain as well and may lead to voltage gain lower than unity. Thus, increasing \(Z_0\) requires higher magnetizing inductance to provide sufficient voltage gain.
Figure 7. Voltage gain characteristic comparison for analytical solution (FM Id, FM Par) and simulation results (FM Id sym, FM Par sym) with and without parasitic elements in forward mode.

Figure 8. Voltage gain characteristic comparison for analytical solution (BM Id, BM Par) and simulation results (BM Id sym, BM Par sym) with and without parasitic elements in backward mode.

Figure 9. Voltage gain characteristics dependent on different $m$ values.
Figure 10. Voltage gain characteristics dependent on different $Z_0$ values.

In Figure 11, voltage gain characteristics dependent on quality factor $Q_0$ are illustrated for both backward and forward mode. Higher $Q_0$ causes less step gain characteristics, especially in the region of lower switching frequency close to freewheeling frequency. Lower $Q_0$ for the same resonant circuit parameters indicates lower load.

Figure 11. Voltage gain characteristics dependent on different $Q_0$ values.

4. Results and Discussion

In order to validate the proposed design methodology, a small-power prototype was built. The converter operates under resonant frequency equal to 364 kHz, its power is 500 W, microgrid voltage is equal to 120 V ± 5 V, while the nominal battery voltage is 48 V and its range is from 43.2 V to 54.4 V. The turn ratio of the transformer is equal to 2.5 for nominal voltage values. The converter is controlled with pulse frequency modulation (PFM) and synchronous rectification of the secondary side switches.
Switches GS66508T made of GaN were chosen for the prototype for both active bridges. This fact was due to the difficulties in obtaining GaN transistors dedicated to low voltage in the market during the COVID-19 pandemic. The $R_{\text{DSon}}$ is equal to 65 mΩ, including temperature rise, and $C_{\text{oss}}$ is assumed to be 500 pF for 48 V $V_{\text{DS}}$ and 300 pF for 120 V $V_{\text{DS}}$ [26]. For primary winding (microgrid side), Litz wire $180 \times 0.1$ was chosen, while for secondary side (battery side), Litz wire $400 \times 0.1$ was chosen. For resonance frequency 364 kHz, the skin depth is equal 0.12 mm. Thus, the diameter of the single wire in a strand is lower than the calculated skin depth.

Core Choice Discussion

Following the proposed algorithm of the resonant tank design (Figure 6), after defining parameters and requirements for a converter and choosing switches, the next step is transformer design. Based on the material properties, ferrite N97 is suggested as it is a good compromise regarding price and quality for predicted frequency. However, other materials may be chosen as well. For the particular example, RM geometry is chosen as the shape provides quite good power quality with sufficient winding area. Alternatively, other core shapes, like ETD or PQ, may be selected dependent on the requirements and applications.

According to Equation (53), for the selected core material, conductor cross-sections, assumed turn ratio, resonant frequency, and corresponding saturation flux density $B_{\text{max}}$ for the selected frequency and window fill factor equal to $k_u = 0.4$, the minimum core area product $A_p$ is 1.61 cm$^4$. The core cross-section of the selected model should be above or equal to the calculated value. The first size of RM core satisfying this condition is RM14, whose parameters are shown in Table 1. $A_p$ of smaller core size RM12 is 1.095 cm$^4$ [27] and is not sufficient.

### Table 1. Parameters of selected core [28].

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initial magnetic permeability</td>
<td>$\mu_i$</td>
<td>$2300 \pm 25%$</td>
</tr>
<tr>
<td>Volume loss density in the core</td>
<td>$P_{\text{cr}}$ [kW/m$^3$]</td>
<td>200</td>
</tr>
<tr>
<td>(at 500 kHz, 50 mT, 100 °C)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Saturation flux density</td>
<td>$B_s$ [mT]</td>
<td>410</td>
</tr>
<tr>
<td>(at 1200 A/m, 10 kHz, 100 °C)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Curie temperature (min.)</td>
<td>$T_c$ [°C]</td>
<td>&gt;230</td>
</tr>
<tr>
<td>Core cross-section area</td>
<td>$A_c$ [cm$^2$]</td>
<td>1.78</td>
</tr>
<tr>
<td>Core volume</td>
<td>$V_c$ [cm$^3$]</td>
<td>12.5</td>
</tr>
<tr>
<td>Area product</td>
<td>$A_p$ [cm$^4$]</td>
<td>2.03</td>
</tr>
<tr>
<td>Magnetic path length</td>
<td>$l_c$ [cm]</td>
<td>0.07</td>
</tr>
</tbody>
</table>

The parameters of the prototype are gathered in Table 2. The view is presented in Figure 12. The prototype is built from two identical PCBs. Driver circuits are controlled by DSP board TMS20F28335. PCBs include driving circuits, measurement circuits, and power loop. Transistors are placed on the bottom side of the boards. The gates of the transistors are driven with $+6/-2$ V from SI8271 drivers to ensure more robust switching conditions.

Figures 13–20 present the oscillograms of the fabricated converter. In all of them, $V_{\text{DS}}$ and $V_{\text{GS}}$ are the drain source voltage and gate-source voltage of the indicated transistor, respectively, $I_{\text{pre-sec}}$—resonant current on the grid side of the converter, $I_{\text{b2-sec}}$—resonant current on the battery side of the converter. Figure 13 shows steady-state signals from the prototype during forward mode under nominal load for primary side (grid side) and Figure 14 illustrates the corresponding signals on the secondary side. Figure 15 presents steady-state signals during forward mode under 10% of nominal load for the primary side (grid side) and Figure 16 illustrates the corresponding signals on the secondary side. In all the figures, the switching frequency is equal to the resonant frequency. The dead time for the primary side switches is set to 60 ns, which is sufficient time to achieve switch-on of the switches at zero voltage. On the primary side, switches are turned on under ZVS, while on the secondary
side switches are turned on and turned off under ZVS conditions. For both load levels, the switches of the secondary side are controlled as synchronous rectifiers to achieve ZCS.

Table 2. Design parameters of proposed converter.

<table>
<thead>
<tr>
<th>Element</th>
<th>Value</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>( C_{rp} ) [nF]</td>
<td>120</td>
<td>WIMA FKP1; No data about ( R_{ESR_{eq}} )</td>
</tr>
<tr>
<td>( C_{rs} ) [nF]</td>
<td>622</td>
<td>WIMA FKP1; No data about ( R_{ESR_{eq}} )</td>
</tr>
<tr>
<td>( L_{m} ) [( \mu )H]</td>
<td>15.2</td>
<td>Core RM14, material N97</td>
</tr>
<tr>
<td>( L_{rp} ) [( \mu )H]</td>
<td>1.60</td>
<td></td>
</tr>
<tr>
<td>( L_{rs} ) [( \mu )H]</td>
<td>0.303</td>
<td></td>
</tr>
<tr>
<td>( R_{eff-pr} ) [m( \Omega )]</td>
<td>48.5</td>
<td>multiplied by ( F_{r-pr} )</td>
</tr>
<tr>
<td>( R_{eff-sec} ) [m( \Omega )]</td>
<td>41</td>
<td>multiplied by ( F_{r-sec} )</td>
</tr>
<tr>
<td>resonant frequency [kHz]</td>
<td>364</td>
<td>switching range: 180 kHz–520 kHz</td>
</tr>
<tr>
<td>( Z_{0} ) [( \Omega )]</td>
<td>3.65</td>
<td></td>
</tr>
<tr>
<td>( m )</td>
<td>0.11</td>
<td></td>
</tr>
<tr>
<td>( Q_{0} )</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>Transistors ( N_{p}/N_{s} )</td>
<td>10.4</td>
<td></td>
</tr>
<tr>
<td>Transistors</td>
<td>GS66508T</td>
<td>8</td>
</tr>
</tbody>
</table>

Figure 12. View of a prototype with DSP board.

Figure 13. Forward mode under nominal load and \( f_{sw} = f_{r} \) at grid side; CH1—\( V_{GS} \) (10 V/div) A1, CH4—\( V_{DS} \) A1 (50 V/div), CH3—\( I_{pr-sec} \) (10 A/div).
Figures 17–20 show the main signals from the prototype operating in the steady-state backward mode at switching frequency equal to resonant frequency for the battery side and grid side. Figures 17 and 18 show the signals at nominal load, while Figures 19 and 20 illustrate signal for 30% of nominal load on both sides of the transformer. The operation of the converter is similar to the operation in forward mode. Grid side switches are now controlled as synchronous rectifier and turned off under ZCS. On both sides, switches are turned on under ZVS, and additionally on the grid side (secondary side in BM) switches are turned off under ZVS. The oscillations visible on the grid side indicate the influence of parasitic capacitance.

For the developed prototype, loss calculations were conducted based on Section 2.4. For forward mode and according to the numerical solution of Equations (31) and (32), the current values for nominal load and resonant frequency are equal to 5.4 A and 11.06 A, respectively. Conduction losses of the switches are calculated based on Formula (30) with $R_{DSon} = 65 \, \text{m}\Omega$.

Winding losses of transformer are calculated according to Equation (38) based on the same current values as above and effective winding resistances consistent with the values in Table 2. Core losses are determined based on Formula (41) taking into account material constants ($\alpha = 1.1145$, $\beta = 2.116$, $k = 0.05$), resonant frequency, and saturation flux density 50 mT.
Figure 16. Forward mode under 10% of nominal load and $f_{sw} = f_r$ at battery side; CH1—$V_{GS}$ A2 (10 V/div), CH4—$V_{DS}$ A2 (50 V/div), CH3—$I_{pr-res}$ (10 A/div).

Figure 17. Backward mode under nominal load and $f_{sw} = f_r$ at battery side; CH1—$V_{GS}$ A2 (10 V/div), CH4—$V_{DS}$ A2 (20 V/div), CH3—$I_{sec-res}$ (25 A/div).

Figure 18. Backward mode under nominal load and $f_{sw} = f_r$ at grid side; CH1—$V_{GS}$ A1 (10 V/div), CH4—$V_{DS}$ A1 (50 V/div), CH3—$I_{pr-res}$ (5 A/div).
Turn-off losses of grid side switches were calculated based on Formula (36). The turn-off time was assumed to be 16 ns. Since the resonant current on the primary side is equal to the magnetizing current (27) when the switches are turned off, the relation for the turn-off losses for the primary side switches is as follows:

$$P_{\text{sw, off}} = \frac{V_{\text{g}} n V_{\text{b}} (T/2 - t_d)}{2 L_{\text{m, off}}} I_{\text{fsw}} f_{\text{sw}}.$$  

(56)

Gate driver losses were determined based on the Formula (35). Data were taken according to the driver manufacturer’s data sheet ($R_p = 2.7 \, \text{m\Omega}$, $R_n = 1 \, \text{m\Omega}$, $C_{\text{int}} = 370 \, \text{pF}$, $I_{\text{DDI}} = 10 \, \text{mA}$, $I_{\text{DDI2}} = 4 \, \text{mA}$) and transistor ($Q_g = 6 \, \text{nC}$) and the voltages and resistors used in the prototype ($V_{\text{DDI}} = 5 \, \text{V}$, $V_{\text{DDI2}} = 8 \, \text{V}$, $R_g = 15 \, \text{m\Omega}$, $f_{\text{sw}} = 360 \, \text{kHz}$) [20]. For eight-gate driver circuits, the total losses are equal:

$$P_{\text{dr, tot}} = 8P_{\text{dr}}.$$  

(57)

Losses in backward mode may be determined in a similar way, after transforming the FHA circuit on the secondary side. In backward mode, according to the commercial solution of transformed Equations (31) and (32), the current values for nominal load and resonant frequency are equal to 4.4 A on the grid side and 12.7 A on battery side.
The losses determined by the analytical method are gathered in Table 3. A comparison of the device efficiencies collected through calculations, simulation results, and experiments is summarized in Table 4, where efficiency is defined as

\[ \eta = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{V_b I_b}{V_g I_g} \] (58)

**Table 3. Converter losses.**

<table>
<thead>
<tr>
<th>Losses</th>
<th>FM</th>
<th>[W]</th>
<th>[%]</th>
<th>BM</th>
<th>[W]</th>
<th>[%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switch conduction losses (Grid)</td>
<td>3.8</td>
<td>0.76</td>
<td>2.52</td>
<td>0.5</td>
<td>2.52</td>
<td>0.5</td>
</tr>
<tr>
<td>Switch conduction losses (Battery)</td>
<td>15.9</td>
<td>3.18</td>
<td>21.1</td>
<td>4.22</td>
<td>21.1</td>
<td>4.22</td>
</tr>
<tr>
<td>Transformer losses (winding and core)</td>
<td>7.93</td>
<td>1.59</td>
<td>9.09</td>
<td>1.82</td>
<td>9.09</td>
<td>1.82</td>
</tr>
<tr>
<td>Turn-off losses</td>
<td>7.26</td>
<td>1.45</td>
<td>6.72</td>
<td>1.34</td>
<td>6.72</td>
<td>1.34</td>
</tr>
<tr>
<td>Driver losses</td>
<td>1.71</td>
<td>0.34</td>
<td>1.71</td>
<td>0.34</td>
<td>1.71</td>
<td>0.34</td>
</tr>
</tbody>
</table>

**Table 4. Comparison of converter efficiency determined in different ways under nominal load.**

<table>
<thead>
<tr>
<th>Efficiency</th>
<th>Analytical</th>
<th>Simulations</th>
<th>Experiments</th>
</tr>
</thead>
<tbody>
<tr>
<td>FM [%]</td>
<td>92.68</td>
<td>93.5</td>
<td>92.54</td>
</tr>
<tr>
<td>BM [%]</td>
<td>91.9</td>
<td>92.6</td>
<td>91</td>
</tr>
</tbody>
</table>

In Figure 21, the efficiency curve for the developed prototype is presented and compared with the simulation results. The highest efficiency was gained under 45% of the nominal load, reaching 95.7% in forward mode and 91.7% in backward mode. The efficiency difference between these two modes comes from the slightly higher current in backward mode. As shown in the figure, the efficiency is not very high; however, by comparing the results with Table 3, important conclusions can be drawn. Firstly, the highest share in overall losses comes from conduction losses of the battery side switches. This is caused by the quite high switch on-resistance and high current flowing through it. The second position includes transformer losses, which can be reduced by applying different Litz wires, characterized by smaller wire size in a strand that will help to minimize eddy currents. The last position includes switching losses, which increase with increasing frequency.

![Figure 21. Power converter efficiency.](image)

In order to verify the possibility of improving efficiency, additional simulations have been completed. Switches for battery side FB were replaced by switches GS61008T based on GaN and dedicated to lower voltage (up to 100 V). \( R_{\text{DSon}} \) of replaced switches is equal to
9 mΩ, including temperature rise. Based on analytical analysis, the change allows to reduce battery side FB conduction losses from almost 16 W to 2.22 W. The resulting efficiency curve is presented in Figure 22. The highest efficiency was 96.7% in forward mode and 96.4% in backward mode.

![Efficiency curve](image)

**Figure 22.** Improved power converter efficiency.

Then, in order to compare the performance of the manufactured prototype with other works, additional analysis of the state of art was carried out considering solutions with similar parameters. The results are summarized in Table 5. As Table 5 shows, the efficiency of the fabricated converter does not differ significantly from other studies. Moreover, considering Figure 22, the efficiency can be even more competitive when other switches are applied. This proves that the proposed methodology makes it possible to achieve the goal of creating a high-efficiency converter that meets the input requirements.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Power P [W]</th>
<th>$f_{rez}$ [kHz]</th>
<th>$V_{in}$ [V]</th>
<th>$V_{out}$ [V]</th>
<th>$\eta$ [%]</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLLC DAB</td>
<td>3300</td>
<td>130</td>
<td>380–400</td>
<td>270–430</td>
<td>96.5</td>
<td>[3]</td>
</tr>
<tr>
<td>CLLC DAB</td>
<td>1000</td>
<td>100</td>
<td>90–110</td>
<td>100</td>
<td>97</td>
<td>[29]</td>
</tr>
<tr>
<td>CLCC DAHB</td>
<td>1000</td>
<td>380–540</td>
<td>250–320</td>
<td>390</td>
<td>95.6</td>
<td>[30]</td>
</tr>
<tr>
<td>CLLC</td>
<td>500</td>
<td>363 kHz</td>
<td>120</td>
<td>48</td>
<td>95.7</td>
<td>this paper</td>
</tr>
</tbody>
</table>

Considering the design methodology described in the literature, a few observations can be made. In [30], the preliminary selected values of the inductance coefficient and quality factor were determined. Then, on their basis, the graphical characteristics of the voltage gain were determined, on which the final selection was based. In [29], the authors choose minimal circulating current criterion to determine impedance value and inductance ratio. However, the final choice is also based on a preliminary set of values and a subjective compromise between them. In contrast, the methodology proposed in our article allows to select resonant circuit parameters based on input data and minimal area product of transformer and guarantees the feasibility of the simulated solution. Moreover, it provides the mathematical formulas to determine gain characteristics, including parasitic elements.

5. Conclusions

Power electronic converters play a significant role in electric power system transformation. Almost every renewable energy source, battery energy system, or microgrid requires
them to operate efficiently and correctly. Therefore, the issue of designing high-efficiency power electronic converters is still topical. The article fits into this theme and presents a solution dedicated to the integration of battery energy storage systems with a DC microgrid. The article provides guidelines for designing a power electronic converter that will meet input requirements and operate with high efficiency.

In this paper, a clear, practical, and effective approach to CLLC converter design based on minimum area product is proposed. The suggested methodology enables to fully integrate resonant inductances in transformer with simultaneous minimizing magnetizing component size and increase in power density. Firstly, the equivalent model for FHA analyses with parasitic components is presented and equations to determine voltage gain and phase shift are present. The simulation results show that inclusion of parasitic elements improves the accuracy of the results, making them more reliable. Further, the power losses of the converter are analyzed and analytical formulas to determine them are provided.

The validation of the proposed methodology was assessed based on the developed prototype with a GaN transistor, operating at 364 kHz with synchronous rectification and PFM control. The power losses are calculated, and converter efficiency outcomes based on analytical calculation, simulation results, and measurements are compared.

The proposed methodology is general and may be applied for designing one-phase devices with transformer winding made from Litz wires. Hence, electrical parameters of any converter, such as voltage, frequency, and power, are taken into account for calculating the area product $A_p$ of a designed transformer; the element is capable of transferring adequate power while minimizing the resonant circuit elements. Furthermore, the proposed methodology eliminates the problem of the technical infeasibility of a transformer with arbitrarily specified parameters for the leakage inductance and allows to significantly limit the $Z_0$ parameter.

Author Contributions: Conceptualization, M.B., J.P. and M.K.; methodology, M.B.; software, M.B.; validation, J.P. and M.K.; formal analysis, J.P.; investigation, M.B.; resources, M.B.; data curation, M.B.; writing—original draft preparation, M.B.; writing—review and editing, M.K. and J.P.; visualization, M.B.; supervision, M.K. and J.P.; project administration, M.B., M.K. and J.P.; funding acquisition, M.K. All authors have read and agreed to the published version of the manuscript.

Funding: POWERSKIN+ Highly advanced modular integration of insulation, energizing and storage systems for non-residential buildings. This paper was funded by the European Union’s Horizon 2020 research and innovation program under grant agreement No. 869898.

Data Availability Statement: Data are contained within the article.

Conflicts of Interest: The authors declare no conflicts of interest.

References


