Quantum Power Electronics: From Theory to Implementation

Meysam Gheisarnejad * and Mohammad-Hassan Khooban

Department of Electrical and Computer Engineering, Aarhus University, 8200 Aarhus, Denmark
* Correspondence: me.gheisarnejad@gmail.com

Abstract: While impressive progress has been already achieved in wide-bandgap (WBG) semiconductors such as 4H-SiC and GaN technologies, the lack of intelligent methodologies to control the gate drivers has prevented exploitation of the maximum potential of semiconductor chips from obtaining the desired device operations. Thus, a potent ongoing trend is to design a fast gate driver switching scheme to upgrade the performance of electronic equipment at the system level. To address this issue, this work proposed a novel intelligent scheme for the control of gate driver switching using the concept of quantum computation in machine learning. In particular, the quantum principle was incorporated into deep reinforcement learning (DRL) to address the hardware limitations of conventional computers and the growing amount of data sets. Taking potential benefit of the quantum theory, the DRL algorithm influenced by quantum specifications (referred to as QDRL) not only ameliorates the performance of the native algorithm on traditional computers but also enhances the progress of relevant research fields like quantum computing and machine learning. To test the practicability and usefulness of QDRL, a dc/dc parallel boost converter feeding constant power loads (CPLs) was chosen as the case study, and several power hardware-in-the-loop (PHiL) experiments and comparative analysis were performed.

Keywords: quantum deep reinforcement learning; wide-bandgap semiconductor; deep reinforcement learning; power hardware-in-the-loop (PHiL)

1. Introduction and Preliminaries

The continual requests for more packed PCB footprints have pushed power electronic researchers to develop novel configurations with fewer components, compacting technologies, and utilizing advanced semiconductors which can promote power density. When providing regulated power to on-board semiconductors, the significance of switching frequency appears immediately clear to systems designers. Systems designers soon realize the significance of switching frequency when supplying regulated power to on-board semiconductor devices. It is desirable to enhance the regulator frequency since this can lead to reducing the size and board footprint needs of the related passive components such as capacitors, resistors, etc. The primary transistors were manufactured by Silicon (Si) for many decades, although Si suffers significant constraints in relation to the operation temperature, light transmission, switching frequency, etc. [1]. Currently, the maximum breakdown voltage strength of a commercial Si-insulated gate bipolar transistor (IGBT) is 8.4 kV with a limited switching operation, while the permissible temperature of any Si-based device is less than 200 °C [1,2]. To achieve superior performance in terms of efficiency, switching speed, and compactness, wide-bandgap (WBG) semiconductors were developed as a good option to displace conventional Si-based products into electronics equipment.

Among the most popular WBG materials, silicon carbide (4H-SiC) and gallium nitride (GaN) offer a higher level of breakdown capability, greater heat conductivity, greater switching frequency, and greater carrier saturation drift speed [3]. The first generation of GaN semiconductors, especially high electron mobility transistors, were fabricated in a lateral structure due to initial challenges in the GaN substrates. Despite the success of the
radio-frequency power field [4], the limitations of the peak electric field in the lateral configuration led to the low-voltage band (<650 V) in the GaN-based HEMTs. With the recent progress in the commercial GaN bulk substrates, a higher breakdown voltage \(V_B\) with thinner drift layers is reachable using the new generations of GaN devices in the vertical structure [5]. The utilization of the two-dimensional electron gas formation has enabled the possibility of high-frequency switching capability in the vertical AlGaN/GaN heterostructures, where mobility values are usually more than 1000 square centimeters cm\(^{-2}\)·V\(^{-1}\)·s\(^{-1}\). Unlike their GaN counterparts, the SiC semiconductors have been adopted as a promising material for low-frequency and high-voltage power applications [6]. Due to their high gate charge and need for high-power gate circuits, SiC devices are often adopted at low frequencies. However, the increasing demand for SiC components faces the bulkiness of the gate driver circuits and design complexity. The authors of [7] demonstrated that a 2-kW Class \(\Phi_2\) inverter with the SiC MOSFET has a lower volume than the Si-based gate driver. The deployment of integrated SiC-based gate drivers, according to recent state-of-the-art semiconductor studies [8,9], led to lighter and more compact power electronic devices. While semiconductor chips delivered remarkable progress at the device level, no matching advances have been observed at the system level (drivers, control algorithms, etc.), and as a result, a large portion of that potential is being lost.

Proper regulation of the gate driver in order to accomplish minimization, high efficiency, and size reduction—all of which are related to the switching frequency—is the essential strategy for maximizing the benefits of semiconductors. For the design of intelligent gate drivers, many practical experiments include widely soft-switching techniques to reach enhanced efficiency and high-speed switching using reducing losses which can be derived by zero-voltage or zero-current transitions. To make further advancements without efficiency deterioration, numerous auxiliary-circuit-based (i.e., hardware-based) approaches, such as quasi-resonant, multiple-resonant, and series/parallel/series-parallel resonant have been introduced [10]. Despite the high efficiency of deploying such auxiliary circuits, their design not only leads to the increasing cost and overall dimension of a power device but also creates conduction loss because of the circulating currents in the auxiliary components. To address these issues, many nonauxiliary-circuit-based methodologies (i.e., software-based) such as single/dual phase-shift, phase-shift modulation, and trapezoidal modulation, (which add a higher level of reliability with reduced cost because there are no unnecessary auxiliary components), were reported to control gate drivers [11]. However, these techniques are complex to regulate, and the zero-voltage-switching (ZVS) may malfunction within the full-power range because of the limited gain ratio; hence, their application is limited in low and medium power systems.

With the progress of big data and artificial intelligence, machine learning (ML) has the potential to revolutionize the next generation of power electronic interfaces and make a substantial impact in terms of efficiency and reliability. Quantum ML (QML) is a field that aims to fully integrate conventional ML and quantum information processing (QIP) to address and overcome the issues that have been seen in the algorithmic tasks of conventional ML (e.g., time-consuming, data acquisition, and kernel estimation). On the basis of the algorithmic process, many proposals were made in the context of QML including supervised, unsupervised, and semi-supervised learning. In contrast, fewer state-of-the-art studies pay attention to the development of reinforcement learning (RL) in the QML community, and in particular, proposals for quantum process deep RL (QPDRL) are becoming an emerging field. The concept of QPDRL first emerged in 2008 [12] from incorporating the principle of quantum parallelism into traditional reinforcement learning, which provided the right balance between exploration and exploitation and accelerated training as well. Dunjko et al. [13] theoretically demonstrated that with the application of QPDRL, a quadratic amelioration in the training efficiency and exponential amelioration in the operation would be provided for a wide class of training problems. The QPDRL with multiqubit has also been tested on state-of-the-art superconducting circuits [14] and expanded to include multilevel systems and open quantum dynamics, among other scenarios [15].
Additionally, recent studies [16] have shown that employing quantum Boltzmann machines for RL is advantageous compared to using a conventional one.

Unlike the circuit designs and configurations that have less importance in taking the full benefits of GaN and 4H-SiC, the proper control of the gate driver is the key option for benefiting the maximum potential of advanced semiconductors at the system level. The paradigm shift from today’s gate driver control methodologies to innovative ultra-superfast schemes and design tools is required to offer a higher level of efficiency for power electronic interfaces and motor drivers, resulting in realistically improving compactness and reducing energy consumption.

The primary objective of this work was to control the gate driver using advanced control methodology for the high-frequency converter. Taking the benefits of quantum theory, an intelligent gate driver based on Quantum DRL was designed based on the nature of subatomic particles to conduct the computations several times faster than the most sophisticated algorithms. The real-time examinations based on the OPAL-RT setup were accomplished with a comparison-to-model predictive control.

The remainder of this work is organized as follows: The dynamic modeling of the power electronic test system is presented in Section II. The theory of ultra-local model control is introduced in Section III. In Section IV, the framework of QPDRL is introduced and quantum representations and quantum operations are presented, followed by the algorithm description of QPDRL with specific implementation details. In Section V, the experimental results are presented to verify the applicability of the proposed QPDRL algorithm.

2. Materials and Methods

2.1. Dynamics of DC MG with Parallel Boost Converter

Figure 1 represents the simplified model and typical configuration of a DC power electronic system comprising two boost converters. In the structure, the boost converters are connected as parallel to transfer the power from the DC voltage source (e.g., photovoltaic, fuel cell, etc.) which is connected to the main bus to supply the CPL [17].

![Figure 1. Structure of the DC power electronic system with two parallel boost converters.](image_url)

In Figure 1, $L_{b1,b2}$, $C_{b1,b2}$, and $i_{L_{b1,b2}}$ denote the inductance and capacitor of converters, respectively; $L_{line,1,2}$ and $R_{line,1,2}$ denote the line resistance and line inductance, respectively; $P_{cp1,2}$ denotes the CPL's power and $C_{cp1,2}$ denotes the CPL's capacitor. $i_{line1,2}$ denotes the transmission line current of the converter; $E_1$ and $E_2$ denote the input voltages of converter-1 and converter-2, respectively; $v_{out,1,i}$ and $v_{out,2,i}$ are the output signals of converter-1 and converter-2, respectively.
The average model of the converter is expressed as:

$$L_{iL,b,i} \frac{di_{L,b,i}}{dt} = v_{in,i} - (1 - d_i)v_{out,i}$$  \hspace{1cm} (1)

$$C_{b,i} \frac{dv_{out,i}}{dt} = (1 - d_i)i_{L,b,i} - i_{line,i}$$  \hspace{1cm} (2)

The equations corresponding to the power converter are given as:

$$L_{iL,\text{line}} \frac{di_{\text{line},i}}{dt} = v_{out,i} - R_{\text{line}}i_{\text{line},i} - v_{dc}$$  \hspace{1cm} (3)

$$\left(C_{\text{cpl},1} + \cdots + C_{\text{cpl},i}\right) \frac{dv_{dc}}{dt} = \sum_{i=1}^{n} i_{\text{line},i} - \frac{1}{v_{dc}} \sum_{i=1}^{n} P_{\text{cpl},i}$$  \hspace{1cm} (4)

The main role of the controller in the power electronic system is to the output voltage $v_{out}$, which tracks the reference’s voltage $v_{ref}$.

### 2.2. Structure of Ultra-Local Model Control

Assume the dynamic model of a system is unknown and can be described by a single-input single-output (SISO) system. The ultra-local model (ULM) of the system can be defined to determine the unknown mathematical model. For a SISO system, the input–output $(u, y)$ behavior of the system can be expressed by [18]:

$$E(t, y, y^{[1]}, \ldots, y^{[\theta]}, u^{[1]}, \ldots, u^{[\kappa]}) = 0$$  \hspace{1cm} (5)

where $E$ is an unknown function with a smooth function of its arguments, $[\theta]$ and $[\kappa]$ are the orders of $u$ and $y$, respectively, and $y$ is defined as:

$$y^{[\theta]} = E(t, y, y^{[1]}, \ldots, y^{[\theta-1]}, y^{[\theta+1]}, y^{[\theta]}, u^{[1]}, \ldots, u^{[\kappa]})$$  \hspace{1cm} (6)

where $0 < \theta \leq \iota$, $\frac{\partial E}{\partial y^{[\theta]}} \neq 0$. A numerical model of (6) can be described by ULM for a very short lapse of the interval, given as:

$$y^{[\theta]}(t) = \tilde{\chi}u(t) + \mathcal{F}$$  \hspace{1cm} (7)

where $\tilde{\chi} \in \mathbb{R}$ is a non-physical factor selected such that the $y^{[\theta]}(t)$ and $\tilde{\chi}u(t)$ will have the same order, and term $\mathcal{F}$ includes all the unmodelled dynamics which are often calculated by the algebraic approach.

The expression of the law control for a unit derivative order can be formed as an intelligent proportional-integral (iPI) controller:

$$u(t) = \frac{1}{\chi} \left( -\hat{\mathcal{F}} + y^{*}(t) + K_p e(t) + K_i \int e(t) \, dt \right)$$  \hspace{1cm} (8)

where $\hat{\mathcal{F}}$ denotes the estimation of unmodeled dynamics, and $K_p$ and $K_i$ are the tunable parameters of the iPI controller.

### 2.3. Quantum Deep Reinforcement Learning

The reduction of reinforcement learning (RL) actions is necessary to counteract the dimensionality curse, however, fewer command numbers may result in incorrect control signals. By adopting the Quantum mechanism, a higher level of control signals can be generated than the action set in the standard RL. In this way, deep belief networks (DBNs)
can be adopted to predict the next systemic information which would lead to accurate control commands.

2.3.1. Principal of Quantum Theory

The quantum bit (qubit), which functions similarly to traditional bits, is regarded as the core idea of quantum computation. In quantum theory, two basic levels of the qubit are defined by $|0\rangle$ and $|1\rangle$, which are equivalent to the traditional bit states of 0 and 1. However, a qubit $|\psi\rangle$ can be expressed based on a superposition state of $|0\rangle$ and $|1\rangle$ regarding complex coefficients of $\alpha$ and $\beta$, given as [19]:

$$|\psi\rangle = \alpha|0\rangle + \beta|1\rangle$$

(9)

An RL agent interacts with its environment which is mathematically formulated by the Markov decision process (MDP). The $i$th output of the quantum process based on DRL can be obtained by the following descriptions:

$$q_{o,i}^{(t)} = \delta_k + \frac{a_{(k+1)} + a_{(k-1)}}{2} \left(q_i - \frac{1}{2}\right)$$

(10)

where $a_{(k+1)}$ and $a_{(k-1)}$ denote the actions of set $A$; the selected action among the possible actions of $A$ is shown by $a_k$. Likewise, $0 \leq q_i(a) \leq 1$ is the output probability which is expressed by:

$$q_i(\delta) = |\delta_{iA}^{NQ}| = \sum_{\delta = 00...0}^{NQ} C_\delta |\delta\rangle (11)$$

where $\sum_{\delta = 00...0}^{NQ} |C_\delta|^2 = 1$; $C_\delta$ is a complex factor; $|\delta|^2$ denotes the occurrence probability of $|\delta\rangle$ in the action $|\delta_{iA}^{NQ}\rangle$; $N_Q$ is the quantum bit count.

2.3.2. Principal of RL

Each subordinate RL was made from four parts: (i) a Q-value renovated activity, (ii) a $p$-value renovated activity, (iii) an action selection mechanism, and (iv) a quantum procedure. With the state prediction of DBNs, the Q-value of each subsidiary component could be updated. In the next stage, the $p$-value was updated by the $p$-value process, providing the $p$-value mechanism to acquire the action index. Then, the actions were chosen from the actions set $A$. In the final stage of QDRL, the quantum process generated real actions. The control actions of the QDRL-agent were provided by updating the Q-value matrix and $p$-value matrix, given as [16]:

$$Q_\text{RL}(O', \delta) = Q_\text{RL}(O, \delta) + \xi_\text{RL} \left( P_\text{RL}(O, O', \delta) + \gamma_\text{RL} \max_{\delta' \in A} Q_\text{RL}(O, \delta') - Q_\text{RL}(O, \delta) \right)$$

(12)

$$P_\text{RL}(O', \delta) = \begin{cases} P_\text{RL}(O, \delta) - \mu_\text{RL} (1 - P_\text{RL}(O, O', \delta)), & \text{if } \delta' = \delta \\ P_\text{RL}(O, \delta) - (1 - \mu_\text{RL}), & \text{if } \delta' \neq \delta \end{cases}$$

(13)

In the above equations, $\xi_\text{RL}$, $\gamma_\text{RL}$, and $\mu_\text{RL}$ denote the learning factor, discount factor, and updated factor, respectively. Generally, all the parameters of $\xi_\text{RL}$, $\gamma_\text{RL}$, and $\mu_\text{RL}$ are configured in the band of $[\xi_\text{RL}, \gamma_\text{RL}]$ and $\mu_\text{RL} \in [0, 1]$. The terms of $O$, $\delta$, and $O'$ are the current state, action, and anticipated next state, correspondingly. The reward function of QPDRL for a wide range of power electronic test systems can be defined as:

$$R_\text{RL}(O, O', \delta) = \begin{cases} \frac{\alpha}{|v_o(t) - v_{ref}(t)|} - \epsilon_1 |v_o(t) - v_{ref}(t)| & \text{if } (v_o(t) - V_{ref}(t)) < 0.05 \\ -\epsilon_1 |v_o(t) - V_{ref}(t)| & \text{if } (v_o(t) - V_{ref}(t)) > 0.05 \end{cases}$$

(14)
where $c_1$ and $c_2$ denote the constant coefficients.

2.3.3. Deep Belief Nets (DBNs) Based on Restricted Boltzmann Machines

The deep belief nets (DBNs) are potent generative models which employ a deep structure of multiple restricted Boltzmann machines (RBM). In the DBNs, it is assumed that the number of hidden layers $N_{\text{Layer}}$ and hidden units $N_{\text{Hidden}}$ are equal. By considering the set of $\theta = \{W^R, b_v, b_h\}$, one can have [20]:

$$ E(v, h; \theta) = - \sum_{i=1}^{N_{\text{Layer}}} b_v i v_i - \sum_{j=1}^{N_{\text{Hidden}}} b_h j h_j - \sum_{i=1}^{N_{\text{Layer}}} \sum_{j=1}^{N_{\text{Hidden}}} v_i w_{ij} h_j $$  \hspace{1cm} (15)

where $W^R$ represents a linking matrix of RBM; $b_v$ represents the biases of hidden neurons; $b_h$ represents the visible neurons; the vectors of $v = (v_1, v_2, \ldots, v_{N_{\text{Layer}}})$, and $h = (h_1, h_2, \ldots, h_{N_{\text{Hidden}}})$ represents the property of visible and hidden layers.

The distribution of marginal probability based on the term $v$ is given as:

$$ P(v; \theta) = \frac{\sum_h e^{-E(v,h;\theta)}}{\sum_v e^{-E(v,h;\theta)}} $$  \hspace{1cm} (16)

For the hidden and visible units, the dynamic probability distribution can be calculated by employing a Gibbs sampling approach, given as:

$$ P(h_j = 1 | v; \theta) = \frac{1}{1 + e^{-(h_j + \sum_j v_j w_{ij})}} $$  \hspace{1cm} (17)

$$ P(v_j = 1 | h; \theta) = \frac{1}{1 + e^{-(d_j + \sum_j v_j w_{ij})}} $$  \hspace{1cm} (18)

A detailed illustration of the QPDRL is depicted in Figure 2.

![Figure 2. Training process of quantum process deep RL with deep belief net.](image-url)
2.3.4. Training of QPDRL

For the power electronic test system, the terms of \( v_{o1}, v_{o2}, \frac{dv_{o1}}{dt}, \text{ and } \frac{dv_{o2}}{dt} \) were considered as the input data parameters of the QPDRL. The four variables of output voltages were estimated by the deep nets, i.e., \( e_{1}, e_{2}, e_{3}, \text{ and } e_{4} \). The training framework of the QPDRL is illustrated in Figure 3 [16]. By training the deep belief nets, the accurate prediction of the system states was realized. The control actions generated in the output of QPDRL adjusted the control coefficients of the ULM controller, i.e., \( K_p \) and \( K_i \).

![Figure 3. Architecture of the quantum process based on deep reinforcement learning.](image)

3. Results

The DC power electronic system in this paper was developed in a laboratory OPAL-RT setup to conduct hardware-in-the-loop (HiL) simulations for real-time examinations of the proposed control methodology (Figure 4). For comparison, the real-time outcomes of the ULM controller based on QPDRL were compared with the PID controller and MPC.

![Figure 4. Illustration of the experimental procedure.](image)
The values of inductance for the boost converter $L_{b1,b2}$ were set to 6 mH; the values of resistance of bus line-1 and bus line-2 were given as 0.8 $\Omega$ and 0.5 $\Omega$, respectively; the values of the capacitor of the boost converter $C_{b1,b2}$ were 200 $\mu\text{F}$; the inductance of the bus line-1 $L_{\text{line},1}$ and line-2 $L_{\text{line},2}$ were given as 1.9 mH and 1.2 mH, respectively.

### 3.1. Case Study (i) (under Change in CPL’s Power)

The DC source voltage for both the converters was set as 500 [V] while the output voltages of CPL were regulated on $V_{\text{ref}} = 750$ [V]. It should be noted that change in the CPL’s power imposed the worst condition of instability on the power electronic systems. Thus, a time-varying CPL’s power for 0–2.4 s was applied on the dc-dc converter, given as:

$$P_{\text{cpl}} = \begin{cases} 
20 \text{ kw} & (0 \text{ s} \text{ 0.4 s}) \\
30 \text{ kw} & (0.4 \text{ s} \text{ 0.8 s}) \\
40 \text{ kw} & (0.8 \text{ s} \text{ 1.2 s}) \\
50 \text{ kw} & (1.2 \text{ s} \text{ 1.6 s}) \\
35 \text{ kw} & (1.6 \text{ s} \text{ 2 s}) \\
45 \text{ kw} & (2 \text{ s} \text{ 2.4 s}) 
\end{cases} \quad (19)$$

The CPL’s power, voltage, and current waveforms of the HiL setup under the CPL’s power of (19) for the PID controller, MPC and the proposed controller are shown in Figure 5a, 5b and 5c, respectively. As shown in the HiL outcomes, the system responses with various designed controllers were affected by the change in the CPL’s power. It was evident that the voltage outcomes of the proposed ULM controller (with maximin overshoot 785), which were realized based on the QPDRL, experienced lower fluctuations than the PID controller (with maximin overshoot 875) and the MPC controller (with maximin overshoot 860). Therefore, a higher level of robustness could be reached by the proposed ULM controller-based QPDRL than the other state-of-the-art schemes from the stability point of view.

![Image](image-url)
3.2. Case Study (ii) (under a Change in CPL’s Power and Reference’s Voltage)

In this case, the reference voltage and power of the CPLs were changed simultaneously during the experiment to examine the performance of the designed controller in more severe conditions. The reference voltage was set to $V_{ref} = 680$ [V] for [0 0.8 s), $V_{ref} = 800$ [V] for [0.8 s 1.6 s), and $V_{ref} = 600$ [V] for [1.6 s 2.4 s]. The values of the CPL’s power, voltage, and the current outputs of the power electronic test system with parallel boost converters under changes in the CPL’s power and reference voltage for the PID controller, MPC, and the proposed controller are depicted in Figures 6a, 6b and 6c, respectively. Despite the fact that the PID controller and the MPC could stabilize the system outputs, their performance was not optimal during the changes in the CPL’s power and reference voltage. However, the proposed controller with QPDRL effectively regulated the system outputs with better transient responses than the two other controllers.
Inventions 2023, 8, x FOR PEER REVIEW

Investigation, M.G.; supervision, M.-H.K. All authors have read and agreed to the published version of the manuscript.

Conflicts of Interest: The authors declare no conflict of interest.
References


Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.