CORDIC Hardware Acceleration Using DMA-Based ISA Extension

Erez Manor 1, Avrech Ben-David 2 and Shlomo Greenberg 1,3,*

1 Department of Electrical and Computer Engineering, Ben Gurion University, Beer-Sheva 8410501, Israel; erezmano@post.bgu.ac.il
2 Electrical & Computer Engineering Faculty, Technion Institute, Haifa 3200003, Israel; avrech@campus.technion.ac.il
3 Department of Electrical Engineering, Sami Shamoon College of Engineering, Beer-Sheva 8410802, Israel
* Correspondence: shlomo.greenberg@gmail.com or shlomog@bgu.ac.il

Abstract: The use of RISC-based embedded processors aimed at low cost and low power is becoming an increasingly popular ecosystem for both hardware and software development. High-performance yet low-power embedded processors may be attained via the use of hardware acceleration and Instruction Set Architecture (ISA) extension. Recent publications of AI have demonstrated the use of Coordinate Rotation Digital Computer (CORDIC) as a dedicated low-power solution for solving nonlinear equations applied to Neural Networks (NN). This paper proposes ISA extension to support floating-point CORDIC, providing efficient hardware acceleration for mathematical functions. A new DMA-based ISA extension approach integrated with a pipeline CORDIC accelerator is proposed. The CORDIC ISA extension is directly interfaced with a standard processor data path, allowing efficient implementation of new trigonometric ALU-based custom instructions. The proposed DMA-based CORDIC accelerator can also be used to perform repeated array calculations, offering a significant speedup over software implementations. The proposed accelerator is evaluated on Intel Cyclone-IV FPGA as an extension to Nios processor. Experimental results show a significant speedup of over three orders of magnitude compared with software implementation, while applied to trigonometric arrays, and outperforms the existing commercial CORDIC hardware accelerator.

Keywords: RISC; CORDIC; ISA-Extension; low-power; hardware accelerator; FPGA; neural networks

1. Introduction

In the last years, the complexity of embedded platform, such as Internet of Things (IoT) devices, has been increasing steadily with the conflicting requirements for high performance and real-time capabilities versus minimal amount of power and size. Typically, while using a general-purpose RISC processor it is difficult to face all the application-specific requirements in real-time. Extending the RISC ISA by using a specific custom instruction allows flexible and efficient implementation in hardware. The custom ISA extension allows for precise implementation of the instruction groups that the application needs as optimized hardware, maximizing performance while minimizing power. Examples for such processors that support custom ISA extension can be found in Tensilica Xtensa [1], Intel Nios [2], and RISC-V with its open-source ISA extensions [3]. As part of the current trend of using custom instructions in low-power processors, ARM Cortex-M33 and M55 also support the possibility of custom instructions [4]. X. Wang et al. [5] presented efficient usage of custom instructions targeted at neural network processing. They introduced an energy-efficient neural network running on the ARM Cortex-M series and the novel RISC-V-based Parallel Ultra-Low-Power (PULP) platform.

The Coordinate Rotation Digital Computer (CORDIC) algorithm is a well-known algorithm used for computing a wide range of mathematical functions and is applied to computer vision and DSP that require heavy computational functions [6]. CORDIC is also
used as an efficient NN computation engine for implementing multiply-and-accumulate (MAC) and nonlinear neuron activation function [7,8]. Efficient implementations of the CORDIC algorithm to calculate the differential equations of the neurons in Spiking Neural Network (SNN) are presented in [9,10].

This paper proposes a floating-point CORDIC accelerator aimed at extending the arithmetic logic unit (ALU) instruction set for a range of extensive computation transcendental functions, particularly the trigonometric family. Accelerating these functions to perform repeated calculations on an array of values greatly contributes to meeting real-time constraints. An analysis of several mathematical applications using the synchronous data flow graph (SDF) shows that most of the heavy computations can be mapped into hardware using CORDIC as ISA extensions allowing significant speedup computation while still keeping low power [11].

The CORDIC ISA extensions are evaluated on the Nios-II/f Intel processor, which is a general-purpose RISC processor core, implemented as a soft core in the FPGA. The Nios core has built-in feature supporting custom instruction (CI) logic in the arithmetic logic unit (ALU) to form ISA extensions.

The rest of this paper is organized as follows: Section 2 outlines the Nios-II processor and the CORDIC algorithm, Section 3 presents a brief overview of related works, while Section 4 provides the main methodology of this study. Finally, Section 5 shows implementation and experimental results, and Section 6 concludes the paper.

2. Background

This section provides a background of the Nios-II ISA extension feature and the usage of hardware custom instruction to accelerate time-critical software algorithms. A brief introduction to the CORDIC algorithm and Altera hardware CORDIC module aimed at computing a diverse range of trigonometric functions is given below.

2.1. Nios-II Custom Instruction

There are three kinds of custom instruction: combinational, multicycle, and parameterized mode. In a combinational custom instruction mode, an instruction is completed in a single clock cycle. This mode requires a result output port and may have two optional input ports (dataa and datab). The custom instructions take values from up to two source registers and optionally write back a result to a destination register (Figure 1). Multicycle custom instructions consist of a logic block that requires two or more clock cycles to complete an operation, in either a fixed or variable number of clock cycles. The start and done ports participate in a handshaking scheme to determine when the custom instruction execution is complete. The multicycle custom instruction allows to add an interface to communicate with logic outside of the processor’s data path. An extended custom instruction allows a single custom logic block to implement several different operations. Extended custom instructions use an extension index \( n \) to specify which operation the logic block performs. Ports \( a, b, \) and \( c \) specify the internal registers from which to read or to which to write. This parameterization option can be enabled in both combinational and multicycle custom instructions.

2.2. Altera Hardware CORDIC Unit

The Coordinate Rotation Digital Computer (CORDIC) algorithm [12] is a well-known shift-add iterative algorithm, for computing a wide range of functions: trigonometric, hyperbolic, linear, and logarithmic. The CORDIC has a simple and hardware-efficient mapping that uses simple shift, add, subtract, and table look-up operations, instead of using Calculus-based methods such as polynomial or rational functional approximation. The CORDIC core provides a solution to implement and solve a diverse range of trigonometric functions (e.g., sine and cosine) faster than software functions [13], which use the taylor approximation or emulation of the CORDIC algorithm to compute these functions, thus saving significant processing time and power.
The CORDIC can be employed in two different modes: rotation mode and vectoring mode. In the rotation mode, the coordinate components of a vector and a rotation angle are given, and the coordinates of the original vector, after rotation, are computed. In the vectoring mode, the coordinate components of a vector are given and the magnitude and angular argument of the original vector are computed.

The equations of the CORDIC algorithm are given in Equations (1)–(3). Equations (1) and (2) depict the iterative equations for the rotation mode, where \( i \) stands for the iteration index, \( N \) is the number of iterations, and the rotation direction is \( d_i = \text{sign}(z_i) \) [14]. The coordinates of the rotated vector are given in Equation (2), where \( K_n \) is the scale factor.

\[
x_{i+1} = x_i - y_i \cdot d_i \cdot 2^{-i}
\]
\[
y_{i+1} = y_i - x_i \cdot d_i \cdot 2^{-i}
\]
\[
z_{i+1} = z_i - d_i \cdot \text{atan}(2^{-i})
\]

\( x_N = K_N(x_0 \cos z_0 - y_0 \sin z_0) \)
\( y_N = K_N(y_0 \cos z_0 + x_0 \sin z_0) \)
\( z_N = 0 \) \( \tag{2} \)

Equation (3) describes the unified CORDIC algorithm [15]. The algorithm merges both rotation and vectoring modes, as well as the phase type (circular, linear, and hyperbolic), where \( \mu \) determines the sign bit and \( e(i) \) selects the rotation function.

\[
x_{i+1} = x_i - y_i \cdot \sigma_i \cdot 2^{-i}
\]
\[
y_{i+1} = y_i - x_i \cdot \sigma_i \cdot 2^{-i}
\]
\[
z_{i+1} = z_i - \sigma_i \cdot e(i) \] \( \tag{3} \)

A simplified top-level block diagram of the Altera CORDIC block is shown in Figure 2. The \( x \), \( y \), and \( z \) inputs and outputs are two’s-complement signed numbers, while \( \text{mode} \) enforces vectoring mode (\( \text{mode} = 0 \)) or rotation mode (\( \text{mode} = 1 \)). The bit widths and number of iterations are parameterizable. This implementation is based on ALTERA_CORDIC IP Core. Table 1 presents a list of the 12 supported mathematical functions. When using the CORDIC core, the user must select the required function.
The CORDIC algorithm can be implemented in two different manners: (a) basic sequential structure or (b) pipelined parallel structure [16]. The sequential implementation assumes that only one iteration is performed per clock cycle. Figure 3 depicts the block schematic of the main hardware elements of the CORDIC data path. The data path consists of \( n \)-bit adders/subtractors, sign extending shifters, and a lookup table (LUT) used to store the phase constants. The pipelined implementation is based on a parallel structure consisting of \( N \) cascaded calculation blocks producing a new result in each clock cycle (with a latency of \( N \) cycles).
3. Related Work

Several approaches for hardware computation acceleration of trigonometric functions have been presented [17,18]. The well-known CORDIC algorithm offers a variable precision approach for varied transcendental functions. R. Andraaka et al. [19] described in detail how to drive the CORDIC core to evaluate trigonometric, exponential, logarithmic, and other functions in fixed-point representation.

Previous work have shown the benefit of using CORDIC for AI algorithms in terms of power and area. G. Raut et al. [7,8] presented an optimized CORDIC-based architecture to enable computations required in the neural networks. The CORDIC engine was employed in hyperbolic rotation mode to realize both tanh and sigmoid activation functions. M. Heidarpur et al. [9] presented a spiking neuron model (Izhikevich neuron) utilizing spike timing-dependent plasticity (STDP) learning based on the CORDIC algorithms to calculate Izhikevich neuron differential equations. X. Hao et al. [10] presented an implementation of a cerebellar Purkinje spiking neuron model using the CORDIC algorithm.

Accelerating the CORDIC algorithm for software–hardware acceleration was addressed by E. Liventsev et al. [18]. Liventsev presented several approaches for CORDIC core extension of MIPS FPGA processor instruction set for the acceleration of fixed-point calculations. The proposed accelerator contains two CORDIC modules and a fast multiplication core. A Uniform Driver Interface (UDI) is used to decode custom instructions and access the processor register file. A speedup factor of 6.24 compared with software implementation is demonstrated for matrix transform operations. The use of radix-4 CORDIC accelerator was suggested by S. Nolting et al. [20] illustrating that the processing performance can be increased by a factor of 28.1.

A floating-point CORDIC coprocessor interfacing with a Nios processor was presented by [21]; the authors suggested using an argument reduction algorithm as the preprocessing and iterative CORDIC calculation followed by scaling and normalization, and demonstrated a speedup factor of around 100. J. Zhou et al. [22] presented a compact SAR processor composed of four FFT processing elements and a floating-point pipeline hybrid-mode CORDIC coprocessor implemented on FPGA. A reconfigurable pipeline CORDIC architecture that can be configured to operate in different modes to achieve single precision floating-point arithmetic operations was presented in [23]. The CORDIC-based floating-point arithmetic processor has been efficiently implemented on Xilinx FPGA. A pipeline-based implementation of a CORDIC accelerator was presented by K. Nguyen et al. [24]. The CORDIC was coupled to a RISC-V microprocessor execution path, performing 414 times faster than software.

A. Buzdar et al. [25] presented a novel CORDIC accelerator integrated with an embedded processor data path to improve processor performance in terms of execution time and energy efficiency. The authors showed that a modified CORDIC data path, using custom instruction, is 14.5 times more cycle efficient than a data path lacking a modified CORDIC accelerator. The novelty of this design is that it takes a single iteration to compute sine and cosine compared with the standard CORDIC algorithm, which requires N iterations. This provides effective usage of the accelerator in which a series of values of sine and cosine are required to be computed.

F. Sun et al. [26] proposed a hybrid approach integrating both coprocessors and custom instructions as two different forms of hardware acceleration that can be applicable at different levels of granularity and offer differing trade-offs. This methodology builds upon the basic observations that coprocessors are usually good for coarse-grained tasks and require minimal intervention or support from the processor, while custom instructions are usually suited to fine-grained operations that are best integrated into a processor pipeline.

Contrarily to other existing CORDIC accelerators, we propose a DMA-based ISA extension integrated with a pipeline CORDIC accelerator. The CORDIC ISA extension is directly interfaced with a standard processor data path allowing efficient implementation of new trigonometric ALU-based custom instructions. The proposed DMA-based CORDIC accelerator can also be used to perform repeated calculations on an array of values offering
significant speedup with respect to doing the calculations in software, which is very effective for calculating a long array of output layers in NN applications.

4. Methodology

This paper proposes and evaluates a floating-point CORDIC accelerator aimed at extending the ALU instruction set to support a range of trigonometric functions using multicycle custom instruction with 15-bit CORDIC. Dedicated pre and post hardware processing units are used to convert the standard IEEE-754 floating-point input format into a fixed-point format and vice versa. We evaluate three different hardware accelerator implementations for the proposed CORDIC custom instruction: (a) basic approach, (b) pipelined mode, and (c) DMA-based approach.

4.1. ISA Extension Basic Implementation

The CORDIC custom instruction implements the C standard library trigonometric functions. The custom instruction interface has 2 input operands and one return value. The basic function call operation will stall the software until the results are available, thus, driving each software variable latency is equal to the latency of the hardware core. The CORDIC core in this implementation is not pipelined since it is not needed, thus saving logic resources. Figure 4 schematically describes the CORDIC custom instruction block diagram.

The CORDIC custom instruction data path supports IEEE-754 floating-point conversion with variable precision. The CORDIC has a configurable accuracy with linear complexity for the latency and polynomial for the area. The CORDIC multiplies the output amplitude with an inherent gain factor, which should be compensated somewhere in the algorithm or ignored (if amplitude is not an issue). The CORDIC core resolution is determined by the input/output signals’ width and the number of effective iterations. The number of effective iterations is limited by phase word width. The flexibility of the CORDIC core enables us to configure a nonstandard word width, for example, if only few additional LSB bits are required to satisfy the resolution requirements.

[Diagram of CORDIC Custom Instruction Basic Block Diagram]

The CORDIC operands are fixed-point words, with a predefined width. The $z_{in}$ word—a two-complement signed integer—represents the continuous segment $[-\pi, \pi)$ with a resolution of $\pi \times 2^{-B}$, where $B$ is the integer width. The scaler block scales the phase periodical range $[-\pi, \pi)$ to the integer width, multiplying $z_{in}$ by $2^{B-1}/\pi$. The scaler can also be configured to compensate the CORDIC gain factor. The $z_{in}$ word width also
determines the latency of the CORDIC unit. The fixed-point conversion range of \( x_{\text{in}} \) and \( y_{\text{in}} \), using the float2fix and fix2float blocks, cover the range of the input vector. In this work, we used Q2.13 binary fixed-point number format with 2 integer bits and 13 fractional bits for both \((x_{\text{in}}, y_{\text{in}})\) to represent the real segment \([-2.2^{-13} \leq 2] \) with quantization of \( 2^{-13} \). This representation enables common fractional part for using the ALTERA_CORDIC IP Core that dictates a Q2.13 presentation for the rotation, and Q3.13 for vectoring.

The scaling operation adds 5 cycles to the latency, the float2fix conversion adds another 6 cycles latency in each direction. The total latency of this component is 32 cycles. Every additional bit to the phase word will add 1 cycle of latency to this chain. For a fixed-point-based application, such as typical DSP applications, the extra cost due to floating-point conversions can be saved.

A custom instruction control (CIC) block handles special instructions, for example, the rotate function, which perform both sine and cosine function with the same input arguments, to produce a single calculation for the \((x_{\text{out}}, y_{\text{out}})\) pair; so, although this couple is computed by two sequential processing, the function call occurs only once, thus saving valuable clock cycles. Table 2 describes the set of CORDIC functions that have been chosen for acceleration using this ISA extension. The \( \text{sigmoid} \) function is realized using the \( \text{tanh} \) CORDIC built-in function as shown in Equation (4).

\[
\text{sigmoid}(z) = \frac{1}{1 + e^{-z}} = \frac{1 + \tanh(z/2)}{2}
\]  

(4)

The CORDIC core is configured with 15 bit for phase width, adding 15 cycles to the latency of the processing chain. The CORDIC custom instruction latency extends 32 clock cycles, including the conversion and scaling operations. We tested the Nios using Tightly Coupled Memory (TCM). The Nios requires approximately 22 clock cycles per operation call. Ultimately, the throughput of cosine operation is one per 54 clock cycles. This is 90 times faster than the C Standard Library Function (using floating-point hardware component).

4.2. ISA Extension Using Pipelined Approach

The proposed pipeline mode is characterized by a pipeline flow that enables providing the next input arguments concurrently with the calculation of the current arguments. Therefore, new arguments can be fetched in parallel with the current calculation. We suggest implementing a pipelined CORDIC architecture within the custom instruction module. The pipeline mode can significantly speed up calculations of arrays of arguments compared with the basic CORDIC ISA extension of the Nios core, which calculates a single argument.

The implementation of the pipelined CORDIC custom instruction is based on the basic architecture depicted in Figure 4. The implementation of the CORDIC accelerator is based on a unique pipeline architecture, and an additional FIFO is required for temporary storing the resulted arguments until they are fetched by the CPU. All the CORDIC functions described in Table 2 are supported in this pipeline mode. The CIC unit includes support for pipeline control and synchronization. The average execution time for computing a sine array is 16 cycles per array element. This pipelined implementation outperforms the basic CORDIC by a factor of about \( \times 3 \). However, processing of larger arrays that are located in an external memory results in approximately 45 cycles per array element due to the high memory latency. Moreover, the software loop overhead of a single-issue RISC core [27] requires an additional five cycles to update the data pointers, although this can be improved by a zero overhead loop controller [28].
Table 2. CORDIC Direct Addressing Custom Instruction.

<table>
<thead>
<tr>
<th>Macro</th>
<th>C Equivalent Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CORDIC_COS(phase)</td>
<td>cos(phase)</td>
</tr>
<tr>
<td>CORDIC_SIN(phase)</td>
<td>sin(phase)</td>
</tr>
<tr>
<td>CORDIC_AMPCOS(amp,phase)</td>
<td>amp*cos(phase)</td>
</tr>
<tr>
<td>CORDIC_AMPSIN(amp,phase)</td>
<td>amp*sin(phase)</td>
</tr>
<tr>
<td>CORDIC_ROTATEX(x,y,phase)</td>
<td>x<em>cos(phase) - y</em>sin(phase)</td>
</tr>
<tr>
<td>CORDIC_ROTATEY(x,y,phase)</td>
<td>y<em>cos(phase) + x</em>sin(phase)</td>
</tr>
<tr>
<td>CORDIC_SIGMOID(x)</td>
<td>sigmoid(x)</td>
</tr>
</tbody>
</table>

4.3. ISA Extension Using DMA Approach

We propose to integrate a DMA controller within the custom instruction module for efficient external data access. The DMA controller handles all the data transfers between memory and the CORDIC using two DMA channels (READ and WRITE). The CORDIC generates a DMA request on its read channel, upon which the DMA controller fetches an argument from memory. When the CORDIC finishes the first calculation, it generates a DMA request on the write channel.

Figure 5 depicts the block diagram of the DMA-based CORDIC custom instruction, which consists of three main components: (a) DMA CIC—This unit implements the interface to the CPU via the Altera Custom Instruction Slave (CIS) interface. The CIC is responsible for the DMA configuration with the required transfer parameters (i.e., address pointers, input/output array size, and operation type). The CIC is connected to the AVM through a custom status registers (CSR) standard interface. The CIC monitors the DMA operation and returns done to the CPU when the transaction finished. (b) Pipelined CORDIC Data Path—This acceleration unit adapts the pipeline data path as described in Section 4.2, and performs the CORDIC trigonometric functions. (c) Avalon-based Interface—The Avalon-based interface has multiple DMA channels using the Avalon Memory-Mapped interface (AVM) to access external memory device. The Avalon stream interface handles the data input (ASI) and output (ASO) to and from the pipelined CORDIC. The DMA-based custom instruction approach can perform functions based on both direct and indirect addressing (using pointers).

The functions described in Table 3 use indirect addressing mode, thus transferring a pointer through the ISA I/F. The DMA CORDIC accesses the arguments using this pointer, or by direct addressing as in Table 2. The DMA module is customized to handle 3 read and
2 write addresses with a relatively small latency. The DMA design is scalable and can be extended and adapted to other hardware acceleration using ISA extensions; for example, the unique DMA_CORDIC_NEURON function implements the neuron computational unit including the MAC operation and a sigmoid activation function, as shown in Figure 6. Performance simulations show that the DMA-based custom instruction utilizes the full memory bandwidth. The DMA approach enables a throughput of two cycles per array element for sine operation, and five cycles for rotate and a neuron operation.

![Figure 6](image)

**Figure 6.** Single neuron with multiple inputs followed by activation function [7].

<table>
<thead>
<tr>
<th>Macro</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>DMA_CORDIC_COS(z_in*,x_out*,size)</td>
<td>x_out = cos(z_in)</td>
</tr>
<tr>
<td>DMA_CORDIC_SIN(z_in*,y_out*,size)</td>
<td>y_out = sin(z_in)</td>
</tr>
<tr>
<td>DMA_CORDIC_AMPCOS (z_in*,x_in*,x_out*,size)</td>
<td>x_out = x_in*cos(z_in)</td>
</tr>
<tr>
<td>DMA_CORDIC_AMPSIN (z_in*,x_in*,y_out*,size)</td>
<td>y_out = x_in*sin(z_in)</td>
</tr>
<tr>
<td>DMA_CORDIC_ROTATEXY (z_in*,x_in*,y_in*,x_out*,y_out*,size)</td>
<td>x_out = x_in<em>cos(z_in) − y_in</em>sin(z_in) y_out = y_in<em>cos(z_in) + x_in</em>sin(z_in)</td>
</tr>
<tr>
<td>DMA_CORDIC_NEURON (x_in*,y_in*,y_out*,size)</td>
<td>y_out = sigmoid(∑n=1 x_ini * y_ini)</td>
</tr>
</tbody>
</table>

**5. Results**

Performance evaluation of the proposed ISA extension approach using custom instruction design was carried out for the CORDIC trigonometric functions. The three suggested ISA accelerators approaches was tested and compared with a commercial CORDIC hardware accelerator (STM32). To accurately evaluate the program execution time using the proposed hardware custom instruction module, the ALTERA performance counter profiler was used. The seven CORDIC functions described in Table 2 were examined with and without ISA extension acceleration.

Figure 7 depicts the average execution time for sine and rotate functions, for the three ISA hardware accelerations, and for two software implementations using math library and CORDIC emulation. Results show that the DMA approach outperforms the pipeline and the basic ISA extension approaches, allowing efficient memory interfacing. For example, for the sine function, the DMA requires average execution time of only 2 clock cycles (for array size of 2048 elements) compared with 54 and 21 clock cycles for the basic and pipeline implementation, respectively. This demonstrates a speedup factor of 112, 289, and 3037 for the basic, pipeline, and DMA implementations, respectively, compared with the basic math library software implementation. A significant speedup of up to a factor of 466 is also demonstrated compared with the CORDIC software emulator. It can be seen that the superiority of the DMA-based ISA accelerator is more significant as the array size increases. Similar results are demonstrated for the rotate function. The average
execution time using DMA is only 5 clock cycles compared with 122 clock cycles for the basic implementation. A speedup factor of 5148 is demonstrated compared with the math library software implementation. The sigmoid and neuron operations show similar execution time to the rotate function; although a similar work [21] showed slightly better acceleration for the pipeline approach, our proposed DMA approach outperforms the related method by a factor of about \( \times 10 \).

The proposed DMA-based ISA acceleration was also compared to a commercial STM32G4 MCU [29] integrating a CORDIC hardware accelerator with DMA channels. Our proposed CORDIC acceleration outperformed the STM32G4 CORDIC, demonstrating 54 cycles for a single-element sine calculation and 2 cycles on average for large sine arrays (over 128 elements), compared with 79 cycles and 8 cycles for the STM CORDIC, respectively. The main reason for the performance improvement compared with the STM32G4 is due to our efficient pipeline implementation of the custom instruction acceleration. The STM32G4 CORDIC can process a value in 6 clock cycles results in an average process time of 8 cycles per value (including one cycle for write contents into the CORDIC and another cycle to transfer the result into a data register), while the proposed DMA-based pipeline can process a value in only 2 clock cycles.

Table 4 describes the detailed hardware cost for each of the following system implementations: Nios with FPU, Basic implementation, pipeline, and DMA approaches. Both the maximum frequency and resource utilization (in terms of required memory, LUT, registers, and DSP) are demonstrated using Altera Cyclone-IV FPGA. The three proposed ISA accelerators implementation achieve a high synthesizable frequency of around 150 MHz compared with the 115 MHz achieved with Nios FPU combinational custom instruction. The DMA custom instruction power estimation is 35 mW for 115 MHz and doubles at 150 MHz. The extra logic elements required for the implementation of the proposed ISA accelerators are minor in regards to the demonstrated speedup, and power overhead should be saved by the reduced Nios toggle rate.

![Figure 7. Comparison of sine and rotate Average Execution Time.](image-url)
Table 4. Synthesis Results on Altera FPGA device.

<table>
<thead>
<tr>
<th>Component</th>
<th>LUTs</th>
<th>Registers</th>
<th>Memory</th>
<th>DSP</th>
<th>Speed (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nios-II/f Core</td>
<td>1290</td>
<td>376</td>
<td>10,240</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>FPU Accelerator</td>
<td>415</td>
<td>198</td>
<td>144</td>
<td>7</td>
<td>-</td>
</tr>
<tr>
<td>CORDIC</td>
<td>1099</td>
<td>170</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>scaler</td>
<td>126</td>
<td>148</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>float2fix</td>
<td>261</td>
<td>257</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>fix2float</td>
<td>192</td>
<td>238</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>Basic CIC</td>
<td>634</td>
<td>1039</td>
<td>768</td>
<td>4</td>
<td>-</td>
</tr>
<tr>
<td>Pipelined CIC</td>
<td>658</td>
<td>1071</td>
<td>1280</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td>DMA CIC (+Avalon I/F)</td>
<td>1790</td>
<td>2382</td>
<td>4096</td>
<td>6</td>
<td>-</td>
</tr>
<tr>
<td><strong>System</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Nios with FPU</td>
<td>1819</td>
<td>717</td>
<td>10,453</td>
<td>13</td>
<td>114</td>
</tr>
<tr>
<td>Basic Implementation</td>
<td>4933</td>
<td>2463</td>
<td>12,032</td>
<td>10</td>
<td>145</td>
</tr>
<tr>
<td>Pipelined Approach</td>
<td>4955</td>
<td>2495</td>
<td>12,544</td>
<td>12</td>
<td>143</td>
</tr>
<tr>
<td>DMA Approach</td>
<td>6089</td>
<td>3796</td>
<td>15,360</td>
<td>12</td>
<td>146</td>
</tr>
</tbody>
</table>

6. Summary and Conclusions

This paper demonstrates an efficient hardware implementation of CORDIC acceleration using the ISA extension approach for a RISC architecture. The proposed CORDIC ISA extension can directly interface any standard processor data path, allowing efficient implementation of new trigonometric ALU-based custom instructions. Contrarily to other existing CORDIC accelerators, we propose a DMA-based ISA extension integrated with a pipeline CORDIC accelerator. Performance evaluation of the proposed DMA-based ISA extension approach demonstrates significant speedup while keeping low power. The proposed ISA acceleration also outperforms some existing commercial CORDIC hardware accelerators. A speedup of three orders of magnitude is presented compared with software implementation. The proposed CORDIC accelerator can also be efficiently applied to DSP and Deep Neural Network applications requiring the support of large data arrays and repeated calculations.

Author Contributions: All authors (E.M., A.B.-D. and S.G.) contributed equally to this work. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Data Availability Statement: Not applicable.

Acknowledgments: This work was supported by the High-tech scholarship award and the Israel Innovation Authority GenPro Consortium.

Conflicts of Interest: The authors declare no conflict of interest.

References


