An Experimental Study on Step-Up DC–DC Converters for Organic Photovoltaic Cells

P. Mendonça dos Santos 1,2,*, António J. Serralheiro 1,3, Beatriz Borges 2, João Paulo N. Torres 1,2 and Ana Charas 2

1 Academia Militar (AM), CINAMIL, Instituto Universitário Militar (IUM), DCEE, Campus da Amadora, 2720-113 Amadora, Portugal; aj.serralheiro@gmail.com (A.J.S.); jonnytorres@gmail.com (J.P.N.T.)
2 Instituto de Telecomunicações, Av. Rovisco Pais 1, 1049-001 Lisboa, Portugal; mbvb@lx.it.pt (B.B.); ana.charas@lx.it.pt (A.C.)
3 INESC-ID, 1000-029 Lisboa, Portugal

* Correspondence: pms@lx.it.pt

Abstract: This work studies two circuit topologies to step-up the voltage supplied by an organic photovoltaic (OPV) cell. Comparison and validation of the proposed topologies are accomplished throughout analytical, simulation, and experimental results. Two circuit solutions were found more suitable to boost the harvested OPV cell low voltage, depending on the load condition: the classical hard-switching boost converter and a multilevel boost converter. Both experimental circuits include the drive of the MOSFET switch based on an LC oscillator at 1.2 MHz, allowing the implementation of a conversion system, supplied by voltages as low as 500 mV, with output voltages from 1.2 V up to 7 V, under solar simulator conditions. The circuit area for each converter prototype is 2.35 cm², with a total area below 3.0 cm² for the overall energy harvesting system, including the OPV cell, which makes this proposal an extremely compact solution for ultra-low power harvesting applications.

Keywords: energy harvesting; organic photovoltaic cells; low voltage; inductive DC–DC converters

1. Introduction

Advancements in the field of remote and mobile sensing, namely with the arrival of Internet-of-Things (IoT) applications, which calls for wireless sensor networks, or biomedical monitoring based on wearable sensors, implies that some of these applications have a long lifetime, and the use of conventional batteries is not always advantageous, since it requires periodical human intervention. In this way, using forms of obtaining electric energy from the environment—energy harvesting—is becoming more and more under investigation, allowing the supply of almost unlimited energy for the useful life of a specific group of electronic devices [1].

The use of switch mode step-up DC–DC converters is a solution to increase the normally low voltage values of these energy harvesting sources, either based on inductor topologies or inductorless switched-capacitor topologies [2]. However, designing these switch-mode DC–DC converters for such low-power (<10 mW) and low-voltage (<1 V) applications, such as the voltage and power levels obtained from the most common ultra-low power (<1 mW) energy harvesters (solar, RF, piezoelectric, etc.), is very challenging. Several research works have been reported that allow to convert the energy received from the harvester to an adequate DC level to supply IoT, remote, or portable and wearable circuitry. For example, a discrete half wave rectifier is proposed in [3] to convert the RF AC voltage from wireless electromagnetic waves to an unregulated DC voltage. In [4], another discrete full-wave voltage rectifier is used to convert the AC voltage from a piezoelectric mechanical vibrator to a DC voltage bellow 6.5 V (470 µW) and, in [5], a similar work based on a hybrid solution is proposed. This circuit comprises a CMOS rectifier and discrete filtering components on a PCB. The authors achieved an output voltage of 700 mV for a 45 kΩ load (≈110 µW).
In [6], a discrete AC–DC voltage doubler is cascaded with an inductive boost converter to provide voltages above 2.5 V (500 µW). Other works (e.g., [7]) report RF AC–DC conversion based on inductor-less switch-capacitor topologies. Another example of RF AC–DC conversion is reported in [8]. The paper describes a discrete prototype of a resonant DC–DC converter topology supplied by a planar antenna. The circuit increases the ultra-low input voltage (>100 mV) to usable levels for an ultra-low power output of a few µW.

Other authors use well-known power electronics topologies to adapt the conversion to ultra-low power applications. The work reported in [9] presents an interesting approach to this ultra-low power, with an energy harvesting source based on a microbial fuel cell. The PCB prototyped converter is a buck-boost capable of delivering an experimental output voltage above 2.7 V for a 510 kΩ load (14 µW output).

Other approaches resort to CMOS technology to design hybrid solutions with off-chip reactive elements to convert the DC low voltage from other energy harvesters. In [10], the system is designed to step-up the low voltage from a thermoelectric generator, resorting to a two-stage auxiliary boost and a voltage multiplier with large duty-cycle, to achieve a regulated 1.25 V output voltage for a maximum power of 540 µW. The authors in [11] also propose a flyback DC–DC converter solution to increase the voltage from a thermoelectric generator to obtain an output voltage of 5 V. Likewise the previous two works, in [12] it is reported a CMOS based solution to step-up the voltages from energy harvesting sources, this approach being based on a boost DC–DC converter topology with a maximum output voltage of 1.8 V.

Another work related to ultra-low power is presented in [13], where the authors design a self-resonating boost converter to achieve a maximum of 3 V from input voltages in the range of hundreds of mV.

In [14], a boost converter solution with an extra inductor in recycled is compared to synchro-recycled techniques, by exploiting the non-linearity of the photovoltaic (PV) cell, to achieve output voltages below 2.7 V for an output power of tens of mW.

Other works report DC–DC converter topologies targeted to medium to high power conversion, especially for PV energy harvesting [15–17]. However, for ultra-low power applications, with a few mW and a few hundreds of mV available from the energy harvesting source, the majority of the circuit solutions, based on a high complexity and component count, are not viable. In fact, restrictions in the voltage available to control semiconductors to on-state and, at the same time, component on-state losses, will compromise the converter voltage multiplication factor.

The goal of this proposed work is the performance evaluation of two inductive step-up DC–DC converter topologies in surface-mount technology (SMT), to increase the voltage supplied by an organic photovoltaic (OPV) cell, to a voltage above standard values (1.2 V, 2.4 V, etc.), depending on the load resistance value. The resultant OPV cell with the converter system, that may emulate a battery, can be used to directly supply biosensors, IoT remote nodes, and other ultra-low power portable circuits, to accomplish self sustainable and powered electronic systems.

The paper is divided in six sections. Section 2 presents the fabricated OPV cell and correspondent circuit model used in simulations. Section 3 focuses on the converters under study: the well-known boost hard-switching converter and a boost-based multilevel converter adapted from the work reported by other authors in [18]. Analytical results are shown and compared with simulations. Section 3 also includes the challenges, trade-offs and design criteria of both systems, including the design details of an LC MOSFET driving oscillator. In relation to Section 4, results of the experimental implementation are shown with both converter prototypes tested under solar simulation condition and also powered by a voltage source. Finally, the conclusions are presented in Section 5.

2. The Organic Photovoltaic Cell

The OPV cells were prepared on ITO (100 nm thick)-coated glass substrates. The ITO surface was submitted to UV-oxygen plasma for 3 min and PEDOT:PSS was spin
coated from an aqueous dispersion (Clevios PVP AI4083, from Heraeus) on top to yield a ca. 40 nm thick layer. The glass/ITO/PEDOT:PSS substrates were then dried at 125 °C for 10 min. The organic/active layer was prepared by dissolving the polymer F8T2 (polydioctylfluorene-alt-bithiophene) (ADS) and the fullerene PC60BM (Solene BV) in a 1:2 mass ratio in chlorobenzene (total concentration = 30 mg/mL), under stirring, for 3 h at 75 °C. The solution was then spin coated over glass/ITO/PEDOT:PSS substrates to yield a film with ca. 100 nm thick. Following the deposition of the active layer, LiF (1.5 nm) and Al (100 nm) were thermally evaporated on top, through a shadow mask, under a base pressure of $2 \times 10^{-6}$ mbar, defining a device area of 0.24 cm$^2$. Two contacts of LiF/Al were deposited per each device substrate. Figure 1 shows a cross section view of the fabricated OPV cell.

The cells were protected from air contamination and moisture by encapsulating the devices with glass plates and a transparent light-curable epoxy-type sealant. Figure 2a shows an example of the fabricated substrates in which two pixels, P1 and P2, have been implemented, each corresponding to a different OPV cell, with an individual active area of 0.24 cm$^2$. Each substrate contains two upper aluminium contacts and one lower tin contact, the lower electrode being common to both pixels. Table 1 summarises the average performance parameters calculated from a set of 8 substrates, containing 16 OPV cells J-V curves, under illumination (Pin = 85 mW/cm$^2$). Figure 1b shows a J-V curve taken as representative for the cells performance. The OPV were electrically modelled to be included in simulations with EDA tools. The model is based on the classical circuit represented in Figure 2b, where the current generator represents the overall $I_{sc}$ current obtained by paralleling both P1 and P2.

### Table 1. Average performance parameters of the glass/ITO/PEDOT:PSS/F8T2:PCBM/LiF/Al OPV cells.

<table>
<thead>
<tr>
<th>Jsc (mA/cm$^2$)</th>
<th>Isc (mA)</th>
<th>Voc (V)</th>
<th>Rs (Ω)</th>
<th>Rsh (Ω)</th>
<th>FF</th>
<th>PCE (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-4.17$</td>
<td>$1.00$</td>
<td>$0.96$</td>
<td>$205.55$</td>
<td>$4420.10$</td>
<td>$0.49$</td>
<td>$2.05$</td>
</tr>
<tr>
<td>$\pm 0.22$</td>
<td>$\pm 0.05$</td>
<td>$\pm 0.01$</td>
<td>$\pm 18.32$</td>
<td>$\pm 649.28$</td>
<td>$\pm 0.02$</td>
<td>$\pm 0.13$</td>
</tr>
</tbody>
</table>
3. Step-Up Voltage Inductive DC–DC Converters

3.1. Problem Statement

This section includes the description, theoretical analysis, and preliminary evaluation of the two topologies under study: the classical hard-switching inductive boost converter and the multilevel boost converter, based on the adaptation of the work reported by other authors in [8]. The challenge in this work is the low power delivered by the OPV cell and, particularly, its low output voltage, which is below standard MOSFET threshold voltages. Furthermore, for this ultra-low voltage applications, semiconductor devices on-state voltage is of the same order of magnitude of the supply voltage, and can become the bottleneck of the voltage step-up process. On the other hand, these electronic systems are usually designed on recent CMOS technology nodes (tens of nm), which consumes a very low current with supply voltages as low as 1.2 V. For such low-power light-load (tens or hundreds of kΩ) applications, the converter semiconductors must be chosen accordingly, with near zero threshold and very low on-state voltages. As will be explained, this can become a challenging task for discrete circuits, based on components off-the-shelf (COTS).

3.2. The Hard Switching Boost Converter

Figure 3 shows the classic hard-switching inductive boost converter. The ideal control of the MOSFET switch is based on a square-wave signal, with frequency $f_s$ and duty-cycle $D = t_{on} / T_s$. For the ideal converter the semiconductors can be firstly considered as ideal switches. In this case, the converter output voltage is only dependent on the input voltage ($V_i$), and duty-cycle $D$, so

$$V_o = \frac{V_i}{1 - D}$$

and $I_o = (1 - D) I_i$, as long as the converter remains in the continuous-conduction mode (CCM), i.e., if the inductor current remains positive all along the switching period, $T_s$. For a fixed input voltage, switching frequency, and duty-cycle, the inductor peak and average currents are dependent on the inductor value, since $\Delta I_L$ is a function of $1/L$. As can be seen in Figure 3b, the limit of CCM corresponds to the inductor current represented by the dashed line.

The limit value for the inductor at CCM, $L_{lim}$, can be derived from the analysis of the circuit at the MOSFET on-state.
Figure 3. Hard switching boost topology: (a) basic circuit; (b) Inductor current waveforms for the limit of CCM (dashed line) and DCM (solid line).

At the limit of CCM, represented by the dashed line in Figure 3b, the converter output voltage can be derived from the average inductor current as,

\[ V_o = \frac{2L_f s I_L}{D(1-D)} \]  

(2)

where \( I_L \), the average inductor current, is also the converter input current, \( I_i \). Taking into account that \( v_L = V_i \) during \( t_{\text{on}} \), and considering a lossless circuit, Equation (2) can be rewritten as

\[ V_o = \frac{2L_f s I_o}{D(1-D)^2} \]  

(3)

Rearranging the above equation for a resistive load \( R_L \), with a continuous-current \( I_o \), Equation (4) defines the inductor value for the limit of CCM

\[ L_{\text{lim}} = \frac{D(1-D)^2 R_L}{2f_s} \]  

(4)

For \( L < L_{\text{lim}} \) the converter enters in DCM, as represented by the inductor current waveform in Figure 3b (solid-line). The output voltage in DCM can be derived from the inductor voltage over a period,

\[ \frac{V_i D T_s}{L} + \frac{(V_i - V_o)\delta T_s}{L} = 0 \]  

(5)

to calculate \( \delta \)

\[ \delta = \frac{V_i D}{V_o - V_i} \]  

(6)

The average current in \( \delta T_s \) is the average output current, since the MOSFET is at off-state
where \( I_{L_{\text{max}}} \) is the inductor peak current calculated at the MOSFET on-state. For a resistive load, \( R_L \), \( V_o \) can be computed as a function of the circuit specifications and design variables

\[
V_o = \frac{V_i}{2} + \frac{V_i}{2} \sqrt{1 + \frac{2D^2R_L}{f_sL}}
\] (8)

The above design Equations (4) and (8) can be simplified for the case \( D = 0.5 \) (voltage doubler in CCM)

\[
L_{\text{lim}} = \frac{R_L}{16f_s}
\] (9)

\[
V_o = \frac{V_i}{2} + \frac{V_i}{2} \sqrt{1 + \frac{R_L}{2f_sL}}
\] (10)

The analysis of Equation (10) clearly shows that the step-up magnitude can be increased above the CCM voltage doubler (\( V_o = 2V_i \) for \( D = 0.5 \)) with the appropriate inductor and switching frequency, for load values above \( R_L > 16f_sL \), as long as the inductor value is also below \( L_{\text{lim}} \). This DCM solution can be promising when the goal is circuit miniaturization for ultra-low power applications, such as in this proposal, circuits powered by an OPV energy harvesting source. Further reduction in magnetics’ and capacitors’ volumes can be achieved if the converter is designed with an increased switching frequency.

3.3. Multi-Level Boost Converter

A multilevel boost converter, usually tailored for high-power and high-voltage applications, was also under investigation to further increase the low OPV output voltage. Although miniaturization and complexity reduction objectives are paramount for the proposed step-up DC–DC conversion system, a two level (\( N = 2 \)) converter was chosen in order to compare its performance with the classical hard switching boost converter, for this specific low-voltage application. The circuit is represented in Figure 4.

![Figure 4. Two levels (N = 2) Multilevel converter, based on the boost topology.](image)

As can be seen, the input stage of this topology is identical to the boost converter. Let us consider that the MOSFET switch is controlled by an identical square wave, with equal switching frequency \( f_s \) and duty-cycle \( D \). After the circuit transient response, the voltage value at node vo1 is similar to the boost hard switching topology case. When the MOSFET switch is off the inductor current increases linearly, diodes D1 and D3 are off, and capacitor C2 is charged through D2 with vo1. When the MOSFET is turned off, D1 and D3 are turned on, D2 is turned off, and capacitor C3 is charged through D3. The voltage at the load is then the sum of the voltages at C1 and C3, since \( V_{C1} = V_{O1} \) and \( V_{C2} = V_{O1} \). Therefore, the \( N = 2 \) multilevel stage is a voltage doubler, and its output voltage at CCM is
\[ V_{\text{oml}} = \frac{NV_i}{1 - D} = \frac{2V_i}{1 - D} \]  

(11)

which corresponds to four times the input voltage if \( D = 0.5 \). In this case, the output current can also be related to the inductor and input converter current, \( I_i = 2I_o/(1 - D) \). Again, assuming a lossless analysis (\( P_o = P_i \)), it can be concluded that the critical load to enter DCM is

\[ R_{L\text{lim}} = \frac{8Lf_s}{(1 - D)^2D} \]  

(12)

which becomes \( R_{L\text{lim}} = 64Lf_s \) for \( D = 0.5 \), i.e., the load limit to enter DCM is four times higher than the case of the hard switching boost topology. This indicates that the multilevel solution can become interesting when the objective is to achieve higher voltages at high resistive loads. The \( N = 2 \) multilevel converter output voltage at DCM can be computed with the aid of the classical boost Equation (8), with \( V_{o1} = V_{o2}/2 \) and considering the load resistance \( R_{L\text{ml}} \) of the multilevel converter equal to four times the \( R_L \) of the boost converter

\[ V_o = V_i + V_i \sqrt{1 + \frac{D^2R_{L\text{ml}}}{2f_sL}} \]  

(13)

and, for \( D = 0.5 \)

\[ V_o = V_i + V_i \sqrt{1 + \frac{R_{L\text{ml}}}{8f_sL}} \]  

(14)

Figure 5 shows, respectively, the output voltage for the classical boost and the multilevel converter, as a function of the resistive load value (from 1 k to 100 k\( \Omega \)), for a set of input voltages (from top to bottom, 1000 and 600 mV), assuming a symmetric (\( D = 0.5 \)) switching signal of 1.2 MHz and for an inductor \( L = 150 \mu\text{H} \). The flat behavior at low resistive levels were computed according to the converters operation at CCM mode, as by Equations (1) and (11), while the complementary curves were obtained with Equations (10) and (14).

![Figure 5](image.png)

**Figure 5.** Theoretical output voltage \( V_o \) as a function of the load resistance \( R_L \) (in \( \Omega \)) for two input voltages (from top to bottom, 1000 and 600 mV): Boost Converter in red, and Multilevel in blue.

As can be seen, the multilevel converter output voltage is always above the output voltage of the boost topology for the same input voltage, but this difference is more relevant for high-output currents (lower load values), with the converters operating in CCM. On
the other hand, both topologies evidence high-voltage conversion ratios \((V_o/V_i)\) for light loads (high resistance).

### 3.4. Design Challenges for the Proposed Solutions

This subsection discusses the low power and low voltage circuit design challenges and correspondent solutions. Semiconductor losses are addressed, in order to understand the problem associated to driving a transistor gate with voltages slightly above standard threshold levels, while maintaining on-state losses low enough to attain a relevant conversion ratio. An oscillator to drive both converters MOSFET is proposed according to the voltage and power design constraints. The evaluation of the two proposed systems is then performed with the aid of circuit simulation, in order to obtain design strategies for experimental prototyping.

#### 3.4.1. Semiconductor Devices

Low voltage DC–DC converter circuits presents challenging design problems, especially due to the constraints in power supply for auxiliary subcircuits, such as MOSFET driving oscillators, but also because semiconductor on-state voltage losses can be dramatically relevant. In fact, for an input voltage in the range of hundreds of mV, the on-state voltage of a regular silicon diode is not admissible. For the system under investigation supplied with the OPV cell, the converter input voltage is below 1 V, with nominal input voltages above 500 mV, and currents that can be as low as tens of \(\mu\)A. At this voltage and current levels, the converter diodes must be Schottky in order to keep on-state losses below a very few hundreds of mV. Furthermore, driving a classical MOSFET into triode with a nominal threshold voltage of the same magnitude of the input voltage is not possible. It is crucial to select a near-zero threshold voltage MOSFET, since the OPV output voltage (which is the converter input voltage) can now be used to drive the device to a reasonably low on-resistance value. On the other hand, the design of an oscillator to drive the converter switch, supplied by the OPV, is also a challenge, since the semiconductors at the amplifier circuit must be in saturation with reasonable current values enabling them to keep the oscillation.

#### 3.4.2. MOSFET Driving Oscillator

As mentioned, the objective is to design an energetically autonomous DC–DC converter, powered by the low output voltage OPV cell. For the proposed classical and multilevel boost topologies this design includes a MOSFET driving signal, with constant frequency and duty-cycle. Figure 6 shows the proposed LC Colpitts oscillator, involving a common source amplifier with a tuned LC positive feedback loop. Here, the challenge is to meet the oscillation criteria for such a low-voltage supply and MOSFET threshold voltage. In fact, to surpass the losses in the passive LC positive feedback and to maintain an oscillation at the output, the MOSFET biasing is critical.

Taking this into account, the oscillator semiconductor device is also chosen to be a zero threshold voltage MOSFET. This can be an advantage, since both the converter switch and the amplifier semiconductor can be included in the same package, to reduce the system footprint area. The oscillating frequency for the proposed circuit is well-known, depending only on the LC feedback topology

\[
f_{osc} = \frac{1}{2\pi \sqrt{L \left( \frac{C_1}{C_1+C_2} \right)}}
\]  

(15)

For this common-source topology, and for the proposed operating conditions, the parasitic capacitances of the MOSFET can also contribute to a variation in the ideal oscillating frequency value obtained with Equation (15). In fact, gate-source and drain-bulk capacitances are added to \(C_1\) and \(C_2\), respectively, leading to a slight increase in \(f_{osc}\). However, the positive feedback of gate-drain parasitic capacitance, \(C_{gd}\), influences more significantly the
real oscillation frequency value. Accordingly, the transfer function for the tuning network, with the inclusion of parasitic capacitance $c_{gd}$, can be calculated to be

$$f_{osc} = \frac{1}{2\pi \sqrt{L(C_{gd}C_1 + (C_1 + C_{gd})C_2)}}$$  \hspace{1cm} (16)

Considering the resonant feedback circuit it is straightforward to derive its transfer function

$$H(s) = -g_m \cdot \frac{R_D (1 + s^2 L C_{gd})}{s^3 R_D L (C_1 C_{gd} + C_1 C_2 + C_2 C_{gd}) + s^2 L (C_1 + C_2) + s R_D (C_1 + C_2) + 1}$$  \hspace{1cm} (17)

whose frequency response is depicted in Figure 7a. Figure 7b shows the root-locus diagram of the feedback circuit transfer function, where it can be seen the path of the open-loop poles as a function of the MOSFET’s transconductance $g_m$ towards its zeros and $-\infty$; the imaginary axis being crossed at the oscillation’s frequency for the critical $g_m$.

---

**Figure 6.** LC oscillator circuit supplied by the OPV cell, showing the MOSFET parasitic capacitance $C_{gd}$.

**Figure 7. Cont.**
From the Bode diagrams it can be easily seen that the oscillating frequency occurs at 1.2 MHz since, at this frequency, an exact 180° phase lag and the corresponding gain is appropriate to start the oscillator.

3.5. System Evaluation and Design Assessment

Taking into account the specificity of the energy harvesting system, based on a low-voltage OPV cell, both topologies were under study with the aid of circuit simulation, to obtain application specific solutions. The criterion for system design was the selection of reactive and semiconductor elements to obtain an optimized DCM operation for both converters, since this mode is prone to a more significant increase in the converters output voltage. For comparison purposes, the converters were evaluated for the same inductor value (150 µH), filtering output and multilevel capacitors (10 nF), and ideal on-state semiconductors.

The simulated circuits for the classical boost and multilevel converters are depicted in Figure 8 left and right, respectively.

Preliminary simulations with both converters and oscillator supplied by the OPV cell electrical model were performed, to evaluate converters power-up and steady-state performance, especially in DCM. The simulated waveforms for the inductor current,
MOSFET driving voltage and converter output voltage are shown in Figure 9, for the converters under study, with the MOSFET switches driven by the same LC oscillator output voltage (Figure 6), and considering a short-circuit OPV current $I_{sc} = 2 \text{ mA}$, which corresponds to two cells in parallel (Figure 2a), and a load value of $47 \text{ k}\Omega$. As can be confirmed by the inductor current waveforms, both converters operate at DCM for this load resistance.

![Figure 9](image)

**Figure 9.** Simulated boost and multilevel converters waveforms, for the case of an OPV supply with $I_{sc} = 2 \text{ mA}$ and a resistive load of $47 \text{ k}\Omega$. Top to bottom: boost (in blue) and multilevel (in red) inductor currents; output voltages; and oscillator waveforms to the MOSFET gate.

Further simulations were performed in order to evaluate both topologies performance and deviations from the theoretical study. Figure 10 shows the result of the assessment of semiconductor losses in the two systems. In this case, the OPV cell was replaced by an ideal voltage source of 0.65 V, which individually supplies the converter and the LC oscillator. The different curves indicate the circuit response to the imposed semiconductor on-state losses, considering first the ideal case, with zero diode forward voltage and the MOSFET with a high transconductance parameter to keep on-resistance at lower limit values. In these conditions, the converters output the maximum voltage, with the multilevel converter output voltage above the classical boost for the overall load resistive range under study. Imposing a forward voltage drop in the converters diodes ($V_F = 0.1 \text{ V}$ and $V_F = 0.2 \text{ V}$) results in a decrease in the output voltage. However, this decrease is obviously more relevant for the multilevel converter, since current flows through more than one diode in a gate control period. Of course, the effect of non-zero forward voltage is also more relevant for the heavy load range. Imposing a lower value for the MOSFET transconductance parameter, together with a diode voltage drop of 100 mV is depicted in both purple curves in Figure 10. With this correspondent higher on-resistance, both converters inductance current peak values are reduced. In this way, the output voltage is degraded, with a severe reduction for the multilevel converter at low resistive loads. These preliminary simulation results indicate that the higher theoretical conversion ratio of the multilevel topology is prone to be restrained to the range of light loads.
Figure 10. Simulated output voltage as a function of the load resistance for several semiconductor parameters; boost converter on the left and multilevel converter on the right.

4. Prototypes and Experimental Results

The experimental validation of the designed systems was carried out based on the prototyping of both converters under study. The prototypes were fabricated with low profile SMD components off-the-shelf (COTS) and optimized for a low footprint PCB layout. The circuits for the boost and multilevel converters, including the LC MOSFET driver are shown in the photographs of Figure 11, together with the OPV cells in the glass substrate. Both converters were designed with identical reactive elements \( L = 150 \, \mu \text{H} \) and \( C = 10 \, \text{nF} \) and semiconductors (RB731XN Schottky diodes and ALD210800 MOSFET). The oscillator is identical for both prototypes, and is based in the circuit of Figure 6 \( (C1 = 10 \, \text{pF}, \, C2 = 47 \, \text{pF}, \, \text{and} \, L = 470 \, \mu \text{H}) \). The prototype active areas were similar and measured with \( 2.35 \, \text{cm}^2 \).

Figure 11. (a) from left to right, prototypes for the boost and multilevel converters and OPV cell. (b) OPV cell and converter circuit under solar simulation.
4.1. Systems Supplied by a Voltage Source

Both systems were, firstly, tested considering a range of input voltages (600, 800, and 1000 mV) obtained from a software controlled voltage source, for a set of resistive loads (1, 2.2, 5.1, 10, 47, and 100 kΩ). The graphics of Figure 12 show the experimental output voltage of the converters obtained with both systems powered by the referred voltage supply.

The observed general trend of an increasing output voltage with an increasing value of the load resistance depicted in Figure 12 is, of course, expected, following the model (for the light load range) and simulation losses predictions (for the heavy load range).

The mismatch between the theoretical and simulation results at heavy loads is confirmed with the experimental results. In fact, for this lower resistive values the classical boost converter output voltage surpasses the multilevel solution, mainly due to the more relevant MOSFET and diode losses.

![Figure 12. Measured output voltage \( V_o \) as a function of the load resistance \( R_L \): boost converter as + and multilevel as o.](image)

4.2. Systems Supplied by the OPV

To perform the tests of the circuits with the OPV as a power supply, a solar simulator with AM1.5G illumination (Oriel Sol 3A, 69920, Newport) was used, which can be observed in Figure 11b.

The time diagrams of the output voltage of the two conversion systems can be seen in Figure 13. These diagrams were obtained with a measured supply input voltage of 0.63 V obtained by the OPV under solar simulator radiation, with a load of 10 kΩ at the output. As can be seen, at these conditions, both converters attain a similar output voltage slightly above 1.2 V. Increased converter output voltages can be obtained for higher resistive values.

Table 2 presents both converters experimental output voltage from the OPV cell (\( V_{in} \)) illuminated by the solar simulator (Figure 11) feeding the converters for different resistive loads. As can be seen, the output voltage levels are similar for load values around 10 kΩ. For light loads, when the converter power is at its minimum, the multilevel converter output voltage is always above the classical boost converter topology. It should be noted that, for an output with no resistive load, i.e., for the converters loading the capacitive output filter, the output reaches voltages above 4 V and 7 V, for the classical boost and the multilevel converter, which corresponds to conversion ratios above 6.4 and 11.3, respectively.
5. Conclusions

This work presents the experimental performance of two prototyped step-up DC–DC converters targeted to increase the voltage harvested from an OPV cell. Both systems were based on fully discrete COTS on a PCB substrate, resorting to low profile SMD devices, in order to achieve a compact solution. The prototypes include the DC–DC conversion circuit, either based on a classical boost or a multilevel converter, and the MOSFET driving circuit, based on a 1.2 MHz LC oscillator. It is important to emphasize the low number of components for the proposed solutions (8 and 10, respectively, for boost and multilevel converters), achieving a low footprint PCB area of the same magnitude of the OPV cells.

The converters allow a minimum output voltage above 1.2 V for the circuits powered by the OPV cell under a standard solar radiation condition, for resistive loads above 10 kΩ. Maximum voltages above 2 V and 3 V can be attained for lighter resistive loads at the same solar radiation condition.

Both the converters and the oscillator operate at very-low supply voltages in the order of hundreds of mV. It is important to note that the design and operation in DCM grants a high conversion ratio for both topologies, especially in the case of light loads.

From the converters performance point of view, it is important to refer the viability of both topologies to the voltage step-up process, with input voltages above 500 mV and load resistive values above 1 kΩ. However, from the evaluation of simulation and experimental results it becomes clear the adequacy of each converter according to the load and input voltage specification. In fact, in opposition to the theoretical analysis, there is a boundary where the boost converter conversion ratio is above the classical boost converter ratio. This was clearly attributed to the excess losses in the semiconductors for the heavy load (low resistance/high current) condition. As can be seen in Figure 12, this advantage is reduced when the input voltage increases. For the case of the systems supplied by the OPV, the input voltage is slightly below 700 mV, and the boundary of a 10 kΩ load (refer to Table 2) can be specified as the maximum value to consider advantageous the classical boost topology.

For increasing input voltages and load values, the multilevel converter presents a conversion ratio always higher than the classical boost converter. This can be the case of a
solution with OPV cells in a serial connection, or other energy harvesting sources, such as piezoelectric or thermogenerators. The multilevel converter is also an interesting solution for capacitive loads, as long as its value is of the order of magnitude of the converter output filtering elements (tens of nF), since the limited converter output current is a serious constraint to charge the low capacitor ESR in these ultra-low power applications.

The proposed system, composed by an OPV cell supplying the converter system may emulate a battery (with obvious advantages in the systems energetic autonomy) for ultra-low power applications, for example, to directly supply biosensors, IoT remote nodes, or other ultra-low power portable circuits, to accomplish self sustainable supplied electronic systems.

Author Contributions: Conceptualization, methodology, validation, formal analysis, investigation, P.M.d.S. and A.J.S.; OPV Cell modelling, J.P.N.T.; investigation, B.B.; OPV Cell fabrication and test, A.C. All authors have read and agreed to the published version of the manuscript.

Funding: This work is funded by FCT/MCTES through national funds and when applicable co-funded EU funds under the project UIDB/50008/2020.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: All data has been present in main text.

Acknowledgments: The authors wish to thank Lieutenant Serras Duarte for his initial help in the design of the prototypes.

Conflicts of Interest: The authors declare no conflict of interest.

References


2. Richelli, A.; Salem, M.; Colalongo, L. A Review of Fully Integrated and Embedded Power Converters for IoT. *Energies* 2021, 14, 5419. [CrossRef]


11. Dillersberger, H.; Deutschmann, B.; Tham, D. A Bipolar ±13 mV Self-Starting and 85% Peak Efficiency DC/DC Converter for Thermoelectric Energy Harvesting. *Energies* 2020, 13, 5501. [CrossRef]


