Improved Properties of Post-Deposition Annealed Ga₂O₃/SiC and Ga₂O₃/Al₂O₃/SiC Back-Gate Transistors Fabricated by Radio Frequency Sputtering

Hee-Jae Lee 1, Geon-Hee Lee 1, Seung-Hwan Chung 1, Dong-Wook Byun 1, Michael A. Schweitz 1, Dae Hwan Chun 2, Nack Yong Joo 2, Minwho Lim 3, Tobias Erlbacher 3 and Sang-Mo Koo 1,*

Abstract: The high breakdown electric field, n-type doping capability, availability of high-quality substrates, and high Baliga’s figure of merit of Ga₂O₃ demonstrate its potential as a next-generation power semiconductor material. However, the thermal conductivity of Ga₂O₃ is lower than that of other wide-bandgap materials, resulting in the degradation of the electrical performance and reduced reliability of devices. The heterostructure formation on substrates with high thermal conductivity has been noted to facilitate heat dissipation in devices. In this work, Ga₂O₃ thin films with an Al₂O₃ interlayer were deposited on SiC substrates by radio frequency sputtering. Post-deposition annealing was performed at 900 °C for 1 h to crystallize the Ga₂O₃ thin films. The Auger electron spectroscopy depth profiles revealed the interdiffusion of the Ga and Al atoms at the Ga₂O₃/Al₂O₃ interface after annealing. The X-ray diffraction (XRD) results displayed improved crystallinity after annealing and adding the Al₂O₃ interlayer. The crystallite size increased from 5.72 to 8.09 nm as calculated by the Scherrer equation using the full width at half maximum (FWHM). The carrier mobility was enhanced from 5.31 to 28.39 cm²/V·s in the annealed Ga₂O₃ thin films on Al₂O₃/SiC. The transfer and output characteristics of the Ga₂O₃/SiC and Ga₂O₃/Al₂O₃/SiC back-gate transistors reflect the trend of the XRD and Hall measurement results. Therefore, this work demonstrated that the physical and electrical properties of the Ga₂O₃/SiC back-gate transistors can be improved by post-deposition annealing and the introduction of an Al₂O₃ interlayer.

Keywords: gallium oxide; heterostructure; wide bandgap; transistor; aluminum oxide; semiconductor

1. Introduction

Although Si-based semiconductors have been widely used in power electronic devices, the narrow bandgap of Si (1.1 eV) limits its applications owing to its instability in harsh environments, such as high temperatures [1,2]. Wide-bandgap semiconductors, such as GaN, 4H-SiC, and Ga₂O₃, are important materials for high-frequency, -power, and -temperature devices [2-4]. Among these, Ga₂O₃ has a bandgap (~4.9 eV) that is significantly higher than that of 4H-SiC (~3.3 eV) and GaN (~3.4 eV) [5-7]. Owing to its high breakdown electric field (~8 MV cm⁻¹), n-type doping capability, availability of high-quality substrates, and high Baliga’s figure of merit (~3400), Ga₂O₃ is attracting extensive attention as a next-generation power semiconductor material [5,6,8-11].

Despite the advantages of Ga₂O₃, its thermal conductivity (11–27 Wm⁻¹K⁻¹) is lower than that of other wide-bandgap materials, such as SiC (370 Wm⁻¹K⁻¹) and GaN
(253 W m$^{-1}$ K$^{-1}$). The heat generated in Ga$_2$O$_3$ may thus increase the lattice temperature, thereby affecting the carrier mobility in current devices, potentially resulting in critical degradation of electrical performance and device reliability [10,11]. For high-power and high-frequency applications, thermal management is an inevitable consideration for reducing device degradation [11,12]. By forming heterostructures on substrates with high thermal conductivity, such as 4H-SiC, heat dissipation in devices can be facilitated [10,13].

For ε-Ga$_2$O$_3$ and ZnO, which have similar crystal structures, previous studies showed that an amorphous Al$_2$O$_3$ interface buffer layer can improve the crystallinity of the thin films [14,15]. Moreover, as Ga$_2$O$_3$ has an ultra-wide bandgap, few gate dielectric materials can achieve conduction band offsets of over 1 eV, which is favorable for metal-oxide-semiconductor structures [16]. Recently, materials, including Al$_2$O$_3$ and its alloys, are being broadly investigated for use as a gate or buffer oxide layers in metal-oxide-semiconductor field-effect transistors [16–20].

Channel control of MOSFETs has been improved by adopting various gate structures. Multi-gate MOSFETs (MGMOS), as well as gate-all-around (GAA) transistors, are investigated to increase the gate control and the integration density [21]. The double-gate structure consisting of top and back gate also improves the gate controllability like short channel effects [22]. However, there are not many studies on Ga$_2$O$_3$ transistors that investigate the effect of multi-gate including back-gate transistors. Therefore, it is necessary to study the characteristics and improve the performance of Ga$_2$O$_3$ transistors using back gates.

In this work, we deposited Ga$_2$O$_3$ and Al$_2$O$_3$ films on n-type 4H-SiC substrates by radio frequency (RF) sputtering. Post-deposition annealing at 900 °C was performed to crystallize the Ga$_2$O$_3$ thin films. The structural and electrical characteristics of the films were analyzed by Auger electron spectroscopy (AES), X-ray diffraction (XRD), Hall measurements, and current–voltage (I–V) measurements.

2. Experimental Details

Figure 1a,b show schematics of the fabricated structures, comprising Ga$_2$O$_3$ on SiC and Ga$_2$O$_3$ on Al$_2$O$_3$/SiC, respectively. N-type 4H-SiC (0004) substrates with a doping concentration of $1 \times 10^{19}$ cm$^{-3}$ were cleaned using acetone, methanol, and deionized water for 15 min each. The native oxide layer was stripped using a buffered oxide etch with a 30:1 ratio of HF:NH$_4$F for 5 min. Substrate back-side metal in the form of a 100 nm thick Ni layer was deposited by an electron beam (E-beam) evaporator (KVE-T8065, Korea Vacuum Co., Ltd., Daegu, Republic of Korea) with a working pressure of $5 \times 10^{-4}$ Pa. Ohmic contacts were formed at the 4H-SiC/Ni interface by rapid thermal annealing at 1000 °C for 60 s under an N$_2$ atmosphere. Ga$_2$O$_3$- and Al$_2$O$_3$-sintered ceramic targets (Toshima Manufacturing Co., Ltd., Saitama, Japan. purity of 99.99%) were used for RF sputtering. In Figure 1a, Ga$_2$O$_3$ films were deposited to a thickness of ~350 nm on cleaned N-SiC substrates for 200 min. In Figure 1b, Al$_2$O$_3$ (~100 nm, 200 min) and Ga$_2$O$_3$ (~350 nm, 200 min) films were deposited on the substrates. The sputtering chamber base and working pressures were maintained at 6 $\times$ 10$^{-4}$ and 3 Pa, respectively. Sputtering was performed at room temperature (25 °C), with no external substrate heating, 120 W sputtering power, and Ar gas flow rate of 4 sccm. Thin films were subsequently annealed at 900 °C for 60 min under an N$_2$ atmosphere using a tube furnace at 101.325 $\times$ 10$^3$ Pa. The top Ti (20 nm)/Au (100 nm) electrodes were deposited on the Ga$_2$O$_3$ thin films using an E-beam evaporator. The distance between the source and drain was 100 µm.
Figure 1. Schematic of the (a) Ga$_2$O$_3$/SiC and (b) Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures.

3. Characterization and Instrumentation

AES depth profiling was conducted using a PHI 710 scanning Auger probe (ULVAC-PHI, Kanagawa, Japan) with electron beam energy of 5 kV, target current of 5 nA, and a SiO$_2$ sputtering rate of 29.4 nm·min$^{-1}$ to confirm the depth-dependent atomic concentration of the samples. The crystallinity and orientations of the Ga$_2$O$_3$ thin films were examined using XRD (Dmax2500/PC, Rigaku, Tokyo, Japan) by 2θ scanning with CuKα radiation ($\lambda = 0.15406$ nm) at 200 mA and 40 kV. Electrical properties of the Ga$_2$O$_3$ thin films, including mobility, charge carrier concentrations, and resistivity, were analyzed by Hall effect measurements (HMS-5000, Ecopia Corporation, Anyang, Republic of Korea). I–V characteristics of the devices were measured by a Keithley 4200-SCS (Cleveland, OH, USA) parameter analyzer. Electrical measurements were carried out on the devices by sweeping the gate-to-source voltage ($V_{GS}$) from 0 to +10 V.

4. Results and Discussion

The AES measurements were carried out to obtain a depth profile of Ga, Al, O, Si, and C elements in order to understand their diffusion behaviors at the interface during annealing. Figure 2a–d show depth profiles of the as-deposited and annealed Ga$_2$O$_3$/SiC and Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures. In the Ga$_2$O$_3$/SiC structures (Figure 2a,c), sharp interfaces were observed between the Ga$_2$O$_3$ thin films and SiC substrates. Meanwhile, in the Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures (Figure 2b,d), Al, O, Si, and C atoms had not diffused into the opposite SiC substrates or Al$_2$O$_3$ films. However, gradient changes of Ga and Al atomic concentrations at the Ga$_2$O$_3$/Al$_2$O$_3$ interface indicate the interdiffusion of Ga and Al atoms [23,24]. Therefore, (Al$_x$Ga$_{1-x}$)$_2$O$_3$ ternary compounds at the Ga$_2$O$_3$/Al$_2$O$_3$ interfaces were formed during the annealing of the devices.

In order to investigate the surface of Ga$_2$O$_3$ films, atomic force microscopy (AFM) was performed with a scanned area of 5 × 5 μm$^2$. Figure 3 shows morphological AFM 2D images of as-deposited and annealed Ga$_2$O$_3$ films on SiC and Al$_2$O$_3$. The root mean square (rms) roughness was (a) 0.821, (b) 0.845, (c) 1.324, and (d) 1.359 nm, respectively. The result shows that the surfaces of the annealed samples are rougher than the as-deposited sample, and thus the annealing treatment may provide energy to atoms in the films and induce the recrystallization of Ga$_2$O$_3$ films.
Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures, respectively.

Figure 3. AES depth profiles of the as-deposited and annealed (900 °C) (a,c) Ga$_2$O$_3$/SiC and (b,d) Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures. The AES measurements were carried out to obtain a depth profile of the as-deposited and annealed Ga$_2$O$_3$ thin films on SiC and Al$_2$O$_3$. The root mean square (rms) roughness was (a) 0.821, (b) 0.845, (c) 1.324, and (d) 1.359 nm, respectively. The result was performed with a scanned area of 5 × 5 µm$^2$.

Figure 2. AES depth profiles of the as-deposited and annealed (900 °C) (a,c) Ga$_2$O$_3$/SiC and (b,d) Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures. In the Ga$_2$O$_3$/SiC structures (Figure 2a,c), sharp interfaces and C elements in order to understand their diffusion behaviors at the interface during the annealing of the devices. Larger crystals were formed after the annealing process at 900 °C. Moreover, as shown in Figure 4, gradient changes of Ga and Al atomic concentration may affect the Hall mobility of devices.

In order to investigate the surface of Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures, atomic force microscopy (AFM) was used into the devices. The root mean square (rms) roughness was (a) 0.821, (b) 0.845, (c) 1.324, and (d) 1.359 nm, respectively. The result was performed with a scanned area of 5 × 5 µm$^2$.

Figure 1. Schematic of the (a) Ga$_2$O$_3$/SiC and (b) Ga$_2$O$_3$/Al$_2$O$_3$/SiC structures. Al$_x$Ga$_{1-x}$O$_3$ ternary compounds at the Ga$_2$O$_3$/Al$_2$O$_3$ interfaces were formed during the annealing of the devices.

Figure 3. AFM images of the as-deposited and annealed (a,c) Ga$_2$O$_3$/SiC and (b,d) Ga$_2$O$_3$/Al$_2$O$_3$/SiC back-gate transistors, respectively.

Figure 4 illustrates the scanning electron microscopy (SEM) images of as deposited and annealed Ga$_2$O$_3$ films on SiC and Al$_2$O$_3$, respectively. It can be clearly seen that larger crystals were formed after the annealing process at 900 °C. Moreover, as shown in
Figure 4c,d, annealed Ga$_2$O$_3$ thin films possess well-defined grain boundaries which may affect the Hall mobility of devices.

The XRD 20–8 patterns at 8 of 10–90° of the RF-sputtered Ga$_2$O$_3$ thin films with and without an Al$_2$O$_3$ interlayer are shown in Figure 5. For the as-deposited samples, only strong diffraction peaks of the 4H-SiC (0004) substrates were noted [25,26]. The absence of any Ga$_2$O$_3$ peaks indicates that the as-deposited thin films are in an amorphous state [27]. After annealing at 900 °C, three main peaks were noted at 30.36°, 64.36°, and 35.48°, corresponding to Ga$_2$O$_3$ (–401) [28], Ga$_2$O$_3$(020) [9,29], and 4H-SiC(0004), respectively. Furthermore, diffraction peaks of Al$_2$O$_3$ were not observed in the Ga$_2$O$_3$/Al$_2$O$_3$/SiC structure, indicating that the deposited Al$_2$O$_3$ films remained amorphous, even after annealing at 900 °C. This can be attributed to the low annealing temperature in this experiment, which, according to the literature, is too low to cause a phase change from amorphous to crystalline Al$_2$O$_3$ [30]. The presence of the lattice mismatch buffering Al$_2$O$_3$ interlayer, along with any (Al$_x$Ga$_{1-x}$)$_2$O$_3$ formed at the Ga$_2$O$_3$/Al$_2$O$_3$ interface, resulted in enhanced diffraction peak intensities from the (–401) and (020) Ga$_2$O$_3$ crystal faces [14,15,31,32], which may connect to increased crystallite size.
The full width at half maximum (FWHM) and crystallite sizes were extracted from the (020) peaks to compare the effects of the Al2O3 interlayer on the crystallinity of the annealed Ga2O3 thin films. Figure 6 shows XRD patterns of the (020) peaks and FWHM values of the annealed Ga2O3 thin films. The Scherrer equation (Equation (1)) was used to calculate the crystallite sizes:

\[ FWHM = \frac{K\lambda}{L\cos\theta} \]  

(1)

where \( K \) is the shape factor (0.9), \( L \) is the crystallite size, \( \theta \) is the Bragg diffraction angle [2], and \( \lambda \) is the wavelength of the CuKα X-ray source (0.15406 nm). The crystallite size of the Ga2O3 thin films tends to increase from 5.72 to 8.09 nm with the addition of the Al2O3 interlayer. The crystallite size is inversely proportional to the number of grain boundaries, which are a major factor in carrier mobility degradation [33]. This suggests that the samples with the Al2O3 interlayer may exhibit improved electrical characteristics.

![Figure 6](image6.png)

**Figure 6.** XRD patterns of (020) peaks and the extracted FWHM values of annealed Ga2O3 thin films, with or without an Al2O3 interlayer.

Hall measurements of the Ga2O3 thin films were performed (at room temperature) to examine the influence of annealing and the presence or absence of an Al2O3 interlayer on the electrical properties of the sample devices. Figure 7 shows the carrier concentration, mobility, and resistivity of the different Ga2O3 thin films, according to whether they had been annealed after deposition or not, and relating to the device structure, with or without an Al2O3 interlayer. After annealing of the thin films, the Hall mobility increased, indicating the effect of Ga2O3 crystallization on the Hall mobility. The annealed Ga2O3/Al2O3/SiC devices exhibited the highest charge carrier concentration and mobility (4.52 \times 10^{14} \text{ cm}^{-3} \text{ s}^{-1}) and lowest resistivity (19.86 \times 10^{3} \text{ Ωm}). As previously hypothesized, the improved Hall mobility can be attributed to the larger crystallite size due to the reduction in grain boundary scattering [34–36].

![Figure 7](image7.png)

**Figure 7.** Hall mobility, carrier concentration, and resistivity of the Ga2O3 thin films.
The back-gate transistors, as shown in Figure 1a,b, have a source–drain spacing of 100 μm with highly doped SiC/Ni back gates. Figure 8a,b show the electrical transfer characteristics of the as-deposited and annealed Ga2O3/SiC and Ga2O3/Al2O3/SiC back-gate transistors. The subthreshold swing (SS), defined by the \( V_{GS} \) variations required for the ten-fold increase in \( I_{DS} \), is given by the maximum slope in the transfer curve in a logarithmic scale [37] and can be extracted by (Equation (2)):

\[
SS = \frac{dV_{GS}}{d(\log I_{DS})}
\]

Figure 8. Transfer characteristics of the as-deposited and annealed Ga2O3/SiC and Ga2O3/Al2O3/SiC back-gate transistors in (a) linear and (b) logarithmic scales.

The on and off currents, on/off ratio (\( V_{GS} = \pm 6 \) V), and SS of the devices are shown in Table 1. The annealed Ga2O3/Al2O3/SiC transistors have the highest on/off ratio of \( 8.27 \times 10^2 \) and the lowest SS of 154 mV-dec\(^{-1}\).

Table 1. Electrical characteristics of fabricated back-gate transistors.

<table>
<thead>
<tr>
<th></th>
<th>As-Deposited</th>
<th>Annealed at 900 °C</th>
</tr>
</thead>
<tbody>
<tr>
<td>On current [A] (+6 V)</td>
<td>( 8.03 \times 10^{-10} )</td>
<td>( 1.19 \times 10^{-11} )</td>
</tr>
<tr>
<td>Off current [A] (−6 V)</td>
<td>( -2.14 \times 10^{-11} )</td>
<td>( -2.78 \times 10^{-12} )</td>
</tr>
<tr>
<td>On/off ratio</td>
<td>3.74 \times 10</td>
<td>4.29</td>
</tr>
<tr>
<td>SS (mV-dec(^{-1}))</td>
<td>233</td>
<td>234</td>
</tr>
</tbody>
</table>

The \( I_{DS}-V_{DS} \) output curves were measured by sweeping the \( V_{DS} \) from 0 to +10 V, whereas \( V_{GS} \) was biased from −6 to +2 V. Figure 9a–d show the electrical output characteristics of the back-gate transistors. The transistors with the as-deposited Ga2O3 films exhibited a maximum \( I_{DS} \) below \( 10^{-9} \) A, whereas the transistors with annealed Ga2O3 films featured currents over \( 10^{-4} \) A. Annealed samples with an Al2O3 layer exhibited the highest carrier mobility, resulting in the highest on-current level. This result is mainly attributed to the improved crystallinity of the Ga2O3 films by annealing [38] and the addition of the Al2O3 interlayer [14,15,31,32]. The larger crystallite grains, and thus enhanced crystallinity, apparently mitigate the parasitic resistance [39] and grain boundary scattering of thin films [33,36] of the Ga2O3 thin films, resulting in improved device performance.
Figure 9. Output characteristics of the as-deposited and annealed (a,c) Ga$_2$O$_3$/SiC and (b,d) Ga$_2$O$_3$/Al$_2$O$_3$/SiC back-gate transistors, respectively.

5. Conclusions

In this study, Ga$_2$O$_3$ and Al$_2$O$_3$ thin films were deposited on 4H-SiC substrates using RF sputtering to compare the effects of an Al$_2$O$_3$ interlayer on the morphological and electrical properties of the manufactured thin films and resulting devices. Through AES depth profiling, we confirmed that Al and Ga atoms interdiffused at the Ga$_2$O$_3$/Al$_2$O$_3$ interface during annealing at 900 °C. XRD results brought to light an improved crystallinity of the Ga$_2$O$_3$ thin films after annealing and adding the Al$_2$O$_3$ layer. Annealed Ga$_2$O$_3$ film on Al$_2$O$_3$/SiC displayed the highest carrier concentration and mobility of $4.52 \times 10^{14}$ cm$^{-3}$ and 25.65 cm$^2$ V$^{-1}$ s$^{-1}$, respectively, as well as the lowest resistivity of 19.86 $\times 10^3$ Ω·m. These enhanced electrical properties of the annealed Ga$_2$O$_3$ on Al$_2$O$_3$/SiC affected the transfer and output characteristics, resulting in the highest on/off ratio ($8.27 \times 10^3$) and lowest SS (154 mV·dec$^{-1}$). Thus, introducing an Al$_2$O$_3$ interlayer in RF-sputtered Ga$_2$O$_3$/SiC back-gate transistors improved the electrical characteristics of the devices.


**Funding:** This work was supported by the Kwangwoon University in 2023, the Korea Institute of Energy Technology Evaluation and Planning (KETEP) (20214000000700) and the Korea Evaluation Institute of Industrial Technology (KEIT) (20016102) grant funded by the MOTIE of Korea.

**Data Availability Statement:** Data supporting the published results can be obtained from the authors upon reasonable request.
**Acknowledgments:** Hee-Jae Lee and Sang-Mo Koo thank Tobias Erlbacher, Minwho Lim, and the Fraunhofer Institute for Integrated Systems and Devices Technology (IISB) for allowing the research–visit collaboration of the graduate students.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**

23. Li, Z.; Wu, Y.; Feng, B.; Li, Y.; Liu, T.; Feng, J.; Chen, X.; Huang, R.; Xu, L.; Li, Z.; et al. Bandgap Tailoring of Monoclinic Single-Phase $\beta$-(Al,Ga)$_{1-x}$$_2$O$_3$ (0 $\leq$ x $\leq$ 0.65) Thin Film by Annealing $\beta$-Ga$_2$O$_3$/Al$_2$O$_3$ Heterojunction at High Temperatures. *Phys. Status Solidi A* 2021, 218, 2000785. [CrossRef]


27. Singh, A.K.; Gupta, M.; Sathe, V.; Katharria, Y.S. Effect of annealing temperature on $\beta$-Ga$_2$O$_3$ thin films deposited by RF sputtering method. *Superlattices Microstruct.* 2021, 156, 106976. [CrossRef]


**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.