

Review



Emerging Opportunities for 2D Materials in Neuromorphic Computing

Chenyin Feng ^{1,2,*}, Wenwei Wu², Huidi Liu², Junke Wang², Houzhao Wan¹, Guokun Ma¹ and Hao Wang^{1,2,*}

- ² Institute of Microelectronics and Integrated Circuits, School of Microelectronics, Hubei University, Wuhan 430062, China
- * Correspondence: fcy@hubu.edu.cn (C.F.); wangh@hubu.edu.cn (H.W.)

Abstract: Recently, two-dimensional (2D) materials and their heterostructures have been recognized as the foundation for future brain-like neuromorphic computing devices. Two-dimensional materials possess unique characteristics such as near-atomic thickness, dangling-bond-free surfaces, and excellent mechanical properties. These features, which traditional electronic materials cannot achieve, hold great promise for high-performance neuromorphic computing devices with the advantages of high energy efficiency and integration density. This article provides a comprehensive overview of various 2D materials, including graphene, transition metal dichalcogenides (TMDs), hexagonal boron nitride (h-BN), and black phosphorus (BP), for neuromorphic computing applications. The potential of these materials in neuromorphic computing is discussed from the perspectives of material properties, growth methods, and device operation principles.

Keywords: neuromorphic computing; 2D materials; memristor; memtransistor

1. Introduction

As Moore's law approaches its limit, computing technology is facing an urgent demand for new computational methodologies to overcome challenges in power and computational efficiency, particularly in artificial intelligence and machine learning. The human brain contains 10¹⁴–10¹⁵ synapses, which is more efficient and powerful than any current digital computers [1–3]. It presents itself as an ideal prototype for novel computing architectures [4,5]. Therefore, neuromorphic computing has gained a lot of attention recently.

Neuromorphic computing aims to mimic the way the brain processes information by using electronic circuits or software architectures that emulate the behavior of neurons and synapses [6–8]. The ultimate goal is to engineer electronic systems that obtain the computational efficiency, learning capabilities, and fault tolerance of biological brains, all within a compact and efficient design [9]. Over time, researchers have been inspired by biological neurons, leading to the development of multiple generations of neural network architectures [10]. For instance, in 1943, McCulloch and Pitts combined neuron models to propose what is now known as the McCulloch-Pitts (MP) model, a precursor to modern neural network structures [11]. Notably, in 1949, the introduction of the Hebbian theory established the concept of variable synaptic weights and synaptic plasticity, laying a foundational understanding to enable learning in neural networks [12]. The first generation of these networks was the perceptron, a single-layer structure encompassing only input and output layers. Its activation function was simple, restricting it to basic linear classifications. Based on this, artificial neural networks (ANNs) were developed [13]. These included an added hidden layer between the input and output, alongside a more complex, nonlinear activation function, enabling nonlinear classification tasks. The most iconic of this

Citation: Feng, C.; Wu, W.; Liu, H.; Wang, J.; Wan, H.; Ma, G.; Wang, H. Emerging Opportunities for 2D Materials in Neuromorphic Computing. *Nanomaterials* **2023**, *13*, 2720. https://doi.org/10.3390/ nano13192720

Academic Editor: Byoung Hun Lee

Received: 6 September 2023 Revised: 1 October 2023 Accepted: 4 October 2023 Published: 7 October 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

¹ Hubei Yangtze Memory Laboratories, Wuhan 430070, China

generation is the feed-forward neural network (FFNN), which transmits information unidirectionally, from the input, through the hidden layer(s), and, finally, to the output [14].

Building on this foundation, researchers have proposed more advanced architectures like deep neural networks (DNNs) [15,16], which boast a multitude of hidden layers, and recurrent neural networks (RNNs) which incorporate feedback connections to handle temporal data [17,18]. While DNNs harness their profound learning potential from their extensive structures, RNNs are adept at managing sequential data and dynamic information. Furthermore, to expedite an RNN's training times, reservoir computing (RC) was introduced [19–21]. RC offers a streamlined training approach, where the central reservoir matrix is randomly initialized and remains static post-creation. Consequently, only the output layer undergoes training, making RC notably faster than conventional RNN methods.

While ANNs and their advanced versions exhibit robust self-learning capabilities, they are constrained by their foundation of traditional silicon CMOS chips governed by the von Neumann architecture [22,23]. This architecture consumes significantly more power compared with the human brain and does not emulate the intricate operations of neurons and synapses [24]. To bridge this gap, researchers proposed third-generation neural networks: spiking neural networks (SNNs) [21]. Unlike their predecessors, SNNs transmit and process information using current or voltage pulses, closely mirroring the operations of biological neurons. These pulses, containing temporal information, equip SNNs to efficiently handle time-series data and dynamic information. However, due to the asynchronous nature of SNNs, they are not optimal for traditional silicon-based CMOS chips, highlighting the need for innovative neuromorphic devices.

Artificial neuromorphic devices stand apart from traditional silicon-based CMOS devices, which are limited to two switching states and require sequential calculations. Additionally, in traditional devices, data storage and processing areas are segregated. Neuromorphic devices, inspired by brain neurons, boast the following attributes: 1. variable bionic synapse weights, mimicking synaptic plasticity in the brain; 2. low power consumption, achieving efficient information processing; 3. massive parallelism: allowing concurrent data processing; and 4. unified storage and operations: combining data storage and computational tasks at the same site. Several emerging memory technologies show promise in neuromorphic computing, such as resistive-change memory, phase-change memory, magnetoresistive memory, floating-gate field-effect transistors, and three-terminal ferroelectric transistors. In these devices, one terminal imitates the presynaptic input (axon), and another mirrors the postsynaptic output (dendrite). By applying voltage pulses to these terminals, the channel conductance (or synaptic weight) can be modulated, simulating the functionalities of a biological synapse.

Synaptic connections are the fundamental units that link all neurons in the brain, serving as bridges between neurons [21,25]. They transmit neural signals via action potentials (intracellular) and neurotransmitter/electrical signals (extracellular), adjusting synaptic weights. These changes in synaptic weights are also known as neuronal plasticity, which is further divided into short-term potentiation (STP), short-term depression (STD), long-term potentiation (LTP), long-term depression (LTD), spike-timing-dependent plasticity (STDP), and spike-rate-dependent plasticity (SRDP) [26-29]. Short-term plasticity refers to the adaptability of synapses over a brief period. After a synaptic neuron releases neurotransmitters, the efficacy of synaptic transmission may temporarily increase (STP) or decrease (STD) [30]. These short-term changes in plasticity can affect the intensity and timing characteristics of neural signal transmission. LTP refers to the enhancement effect on synapses after repeated stimulation, increasing the efficiency of synaptic connections. When the synapses between neurons are repeatedly activated, the synaptic transmission efficacy gradually strengthens, and this enhancement can last for an extended period. On the other hand, LTD refers to the inhibitory effect after repeated stimulation, weakening the efficiency of synaptic connections. Contrary to LTP, LTD leads to a gradual decline in synaptic transmission efficiency. Like STDP, it is a type of Hebbian learning

mechanism with temporal asymmetry. It is commonly thought to be the basis for learning and information retention in the brain. The resistive switching in memristive devices is triggered by external stimuli, often involving physical or chemical processes like carrier generation/recombination and redox reactions. The combined effects of these mechanisms provide the brain's neural signal transmission with a high degree of plasticity and adaptability [1,30]. By regulating synaptic plasticity and the strength of signal transmission, the

man cognition and the learning process. To build neuromorphic devices capable of parallel processing large data volumes with remarkable plasticity and efficiency, researchers, globally, are exploring suitable materials. Two-dimensional materials, in particular, have garnered interest due to their distinctive properties, offering new avenues for enhancing the precision and integration of neuromorphic devices.

brain can achieve information storage, processing, and learning, which are crucial for hu-

2. Overview of 2D Materials

Since the successful preparation of single-layer graphene in 2004, two-dimensional (2D) materials have garnered attention worldwide [31]. Over nearly two decades, researchers have extensively studied 2D materials such as graphene, graphene oxide, hexagonal boron nitride (h-BN), transition metal disulfides (TMDs), black phosphorus (BP), and overmetallic oxides (TMOs) [32,33]. These materials span various categories, including insulators, semiconductors, semimetals, metals, and superconductors, thereby offering numerous options for device designs (Figure 1) [34,35]. Recent research has explored the potential of 2D materials for neuromorphic computing due to their distinct properties. This review concentrates on the application of layered 2D materials in brain-like computing. In this section, we will discuss the benefits of 2D materials and their heterostructures, as well as their synthesis and fabrication techniques.



Figure 1. (a) Different types of representative 2D materials. (b) Heterostructures prepared from 2D materials. (c) Energy band diagrams of three heterostructures. Reproduced with permission from [34]. Copyright (2016) by Springer Nature.

2.1. Unique Properties of 2D Materials

Two-dimensional materials, or van der Waals materials, are characterized by strong covalent bonds within their layers and weak van der Waals forces between these layers [36]. By using a taped substrate, these materials can be peeled down to a single atomic layer without losing their structural integrity [37]. Such materials effectively mitigate the short-channel effect and can achieve impressive carrier mobility. For instance, graphene encapsulated with h-BN can reach mobilities of 120,000 cm²/v·s, while a 10 nm thick black phosphorus film can achieve 1000 cm²/v·s [38,39]. These properties facilitate high

switching speeds, substantial switching ratios, reduced operating voltages, and low power consumption in 2D-material-based devices [40,41]. Using techniques like mechanical transfer or chemical vapor deposition, 2D materials can be applied to various substrates, making them compatible with conventional CMOS technologies. Additionally, their physical properties can be tailored using methods such as defect engineering, electrostatic doping, chemical embedding, and stress-strain [42]. Among these, structural defects like point defects and grain boundaries play a vital role in tuning intrinsic material properties. Molybdenum disulfide (MoS2), for instance, often undergoes structural defect modulation [43]. Several methods, including growth environment adjustments and postgrowth electron beam/plasma excitation, allow modulation [43]. Such techniques can influence MoS₂'s electrical, electrochemical, and optical properties. As depicted in Figure 2, sulfur vacancies in MoS₂ act as electron donors, introducing localized donor states in the bandgap [43–45]. In neuromorphic computing, these vacancies can serve as ion migration channels. When MoS₂ is heated in atmospheric air, it integrates with oxygen to form a MoS_{2-x}O_x film. Due to the thermomigration effect, oxygen ions either fill sulfur vacancies or move away, modulating the material's resistive states. Figure 2 illustrates the electron transport mechanisms in both defect-free and defective MoS2. In the former, the electron density is spatially distributed, and the transport is banded. In contrast, defective MoS₂ exhibits electrons hopping between clustered defects. Generally, the formation or annihilation of conductive channels in 2D materials stems from oxidation, reduction, or metal atom migration, often linked to material defects [46,47]. Such migration typically occurs perpendicular to the material plane, necessitating structural defects [46,48]. By regulating these defects, one can control the conductive channels and the material's resistive state.



Figure 2. Schematic representation of the electron transport mechanism in perfect and defective MoS₂. In perfect MoS₂ (**a**), the electron density is periodically distributed in space, and the transport is banded. However, in defective MoS₂ (**b**), the electrons are transported in a hopping manner while clustered in the defect attachment. Reprinted (adapted) with permission from [43]. Copyright (2015) by the American Chemical Society.

Under a bias voltage, 2D materials exhibit the formation and dissolution of conductive channels. This dynamic is driven by oxidation, reduction, or metal atom migration within these materials. The emergence or disappearance of these channels is tightly linked to defects in the 2D materials [46]. Typically, migration is perpendicular to a material's plane and is dependent on the structural defects. By adjusting these defects, one can modulate these conductive pathways and consequently control the material's resistive state.

Scientists have deeply explored the phenomenon of phase transition in two-dimensional materials. Such materials can toggle between distinct crystalline phases when triggered by specific stimuli. Devices based on phase-transition materials can thus shift from a high-resistance state (HRS) to a low-resistance state (LRS). Due to their minuscule thickness at the atomic level, 2D materials are especially responsive to external influences, making them prime candidates for phase transitions. Given their unique properties, 2D materials can emulate an array of synaptic activities. Notably, techniques have been developed to induce phase transitions in 2D materials, especially in 2D transition metal sulfides (TMDs). As illustrated in Figure 3a,b, introducing lithium ions transitions the original 2H-MoS₂ into the 1T-MoS₂ form, marking a shift from semiconductor to metal [49,50]. This transition might be attributed to electrons from lithium ions being attracted to the 4d orbitals of 2H-MoS₂, leading the 2H phase to destabilize and convert into the 1T phase.



Figure 3. (a) 2H-MoS₂ forms 1T-MoS₂ via phase transition generated by Li+ ion embedding. Reprinted (adapted) with permission from [49]. Copyright (2016) by the American Chemical Society. (b) Energy band diagrams of 2H-MoS₂ (semiconductor) and 1T-MoS₂ (metal). (c) Schematic diagram of the structure of the SnS-based memristor. (d) Schematic diagram of the operating principle of the SnS-based memristor. Reprinted with permission from [46]. Copyright (2021) by the American Association for the Advancement of Science.

In recent research, the charge trapping effect in two-dimensional van der Waals heterostructures has gained attention for its potential to modify device conductivity. This strategy employs a charge-trapping layer, termed the weight control layer (WCL), to facilitate electron trapping or release [51]. Within 2D van der Waals heterostructure devices, carrier generation, trapping, and release under external stimuli can simulate neuron functions, such as STP/STD and LTP/LTD. Electron trapping or release in such synaptic devices can alter the breadth of the tunneling barriers. Kumar et al. highlighted the creation of potent dual-ended memories using layers of zinc oxide (ZnO) and WS₂, crafted via an RF sputtering technique [52]. The space between the ZnO and WS₂ layers creates a conductive porous medium, leading to ZnO defects, which then act as a unique charge-trapping/untrapping layer. Similarly, Vu et al. detailed a memory device featuring vertically aligned van der Waals heterostructures of MoS₂/h-BN/graphene [53]. This device, built on a charge-trapping/untrapping mechanism, uses graphene as a WCL. Electron microscopy and X-ray spectroscopy revealed the device's intricate layers. The heterostructure-based device they introduced capitalizes on the charge storage capacity of 2D MoS in graphene, which interacts with the tunneling likelihood through svelte graphene. The device

showcases a broad dynamic range, prolonged data retention, reliable endurance, varied conductivity levels, and an impressively low off-current, leading to a remarkable switching ratio. Lastly, Sun et al. unveiled a computational device resembling brain functions, founded on two-dimensional p-type SnS [46]. As depicted in Figure 3c,d, the 2D SnS contains Sn and S vacancies, positioned within the SnS bandgap as acceptor and donor states. When the applied voltage is below the threshold, electrons in the SnS predominantly latch onto Sn vacancies. However, when the voltage surpasses this threshold, the ensnared electrons combine with the vacancies, curtailing the current in this p-type semiconductor device. This mimics the fleeting plasticity observed in synapses.

2.2. Synthesis Methods for Two-Dimensional Materials

Various techniques exist for the synthesis of two-dimensional (2D) materials, broadly categorized into top-down and bottom-up approaches [54]. Top-down techniques synthesize 2D materials by extracting a single or a few atomic layers from a larger bulk, typically using external forces like mechanical strain or ultrasound. In contrast, bottom-up approaches involve creating 2D structures by layering atoms onto a base via thermochemical or other chemical processes. Common methods include mechanical exfoliation, chemical exfoliation, chemical reactions, and thermochemical vapor deposition (CVD). Additionally, techniques like laser exfoliation, carbon heat reduction, and high-energy electron beam exposure have been suggested for crafting 2D materials [55].

The technique of mechanical exfoliation, pivotal in the production of graphene, was pioneered by Novoselov and Geim in 2004 as a means to create 2D materials [37]. Owing to its straightforwardness and cost-efficiency, mechanical exfoliation has become a favored method for producing 2D materials. This technique preserves the crystal structure and inherent properties of a material by allowing the extraction of one or multiple layers directly. For graphene production, a sheet is peeled from highly oriented pyrolytic graphite (HOPG) using ordinary transparent tape, and this separated layer is subsequently moved to a chosen substrate. Following its success with graphene, micromechanical exfoliation has been employed to produce non-carbon 2D materials, notably those similar to TMDs. Numerous studies detail the synthesis of materials like MoS₂, MoSe₂, WS₂, NbSe₂, and WSe₂ using this method. Moreover, successful mechanical extraction of BN has also been documented. Notably, 2D MoS₂ has been spotlighted as a promising candidate to supersede silicon in future CMOS technologies [56,57]. Mechanical exfoliation is both cost-effective and advantageous for foundational studies, yet producing 2D materials on a grand scale remains a significant challenge.

Another prominent approach to obtaining 2D materials via top-down techniques is the chemical/solvent exfoliation process. In this method, bulk materials are transformed into 2D nanosheets via ultrasonic processing, followed by dispersion in certain liquid solvents for centrifugal separation [58,59]. The application of low-intensity ultrasonic waves facilitates the peeling off of the materials into ultra-thin 2D nanosheets. The number of atomic layers, ranging from 5 to 20, in the resultant 2D materials is contingent upon the inherent structure of the starting material and the choice of organic solvent during centrifugal ultrasonication. Moreover, the finesse of these 2D materials is influenced by both the duration of the ultrasonic exposure and the centrifugation speed. Illustrative TEM images of h-BN, MoS₂, and WS₂, obtained using this method, can be seen in Figure 4a, Figure 4b, and Figure 4c, respectively [58]. While the chemical/solvent exfoliation technique is esteemed for its adaptability and potential for large-scale production, there are challenges to surmount. Achieving a consistent dispersion of the material in the solvent is complex, given that the evenness relies on the solvent's unique surface tension properties. Additionally, the presence of an ionic contaminant layer, resulting from impurity ions physically adhered to the 2D sheets, can impair both the electrical and thermal characteristics of the final material.



Figure 4. TEM images of BN (**a**), MoS₂ (**b**), and WS₂ (**c**). Reprinted with permission from [58]. Copyright (2021) by the American Association for the Advancement of Science.

Chemical synthesis serves as a bottom-up technique for crafting 2D materials. Atoms or molecules are methodically deposited onto a substrate, leading to the formation of a 2D configuration. As the chemical/solvent stripping approach made strides in producing 2D materials, the chemical synthesis technique soon garnered significant research interest [60]. In essence, this aqueous chemical procedure facilitates large-scale, cost-effective manufacturing of 2D TMDs. Notably, Sekar's team introduced a procedure for developing 2D NbSe2 via chemical synthesis, encompassing the breakdown of the precursor NbCl5 at heightened temperatures to subsequently engage with Se [60]. This operation involves reacting a degassed oryzamide solution with a mix of NbCl5 and Se under protective inert gas conditions, heated between 250 and 280 °C for a duration of 4 h. In this procedure, precursors dissolve within the solvent, resulting in a dark suspension. Post subsequent washing and heating stages, the 2D NbSe₂ material is derived. The merits of chemical synthesis include reduced imperfections and lattice anomalies, diminished synthesis temperatures, and more affordable raw material expenditures. However, for its wide-scale adoption, chemical synthesis demands further exploration and finetuning. Often, 2D materials stemming from this method display stoichiometric discrepancies and fluctuating physical attributes.

Chemical vapor deposition (CVD) is a high-temperature chemical synthesis method used to deposit desired materials on different substrates. CVD is an extensively studied and heavily used material synthesis method that can be used to synthesize a variety of thin-film materials, including metals, semiconductors, and insulators. However, it was not until 2009, when Li et al. demonstrated the large-scale synthesis of graphene on copper foil via CVD with flow-through methane at 1000 °C, that CVD was recognized as a method that could be used to synthesize two-dimensional materials [61]. After that, several articles reported the successful synthesis of graphene on other transition metals via the CVD of hydrocarbons [62]. After this, Hwang and Fanton et al. also reported a van der Waals epitaxial growth of graphene on c-face sapphire without any transition metal catalyst [63,64]. Meanwhile, the CVD method has also been heavily used for the large-scale synthesis of uniform 2D TMDs and h-BN films. Metal sulfides are synthesized by reacting metal films and sulfur vapors at elevated temperatures under the protection of an inert gas. Zhan et al. achieved the large-scale synthesis of two-dimensional MoS₂ via CVD [65]. MoS₂ films were produced by exposing the Mo-coated substrate to sulfur vapor and N2 gas at a high temperature of 750 °C for 90 min, which resulted in the reaction of the Mo film with the sulfur vapor. Figure 5 shows the TEM image of 2D MoS₂ synthesized using the CVD method [65]. The article was one of the first to report synthesizing 2D MoS₂ on SiO₂/Si substrates via CVD, and Zhan emphasized that the size and thickness of MoS2 synthesized via CVD are closely related to the substrate size as well as the thickness of the Mo film.



Figure 5. (a) SEM image of MoS₂ on SiO₂/Si substrate. (b) SEM image of CVD-grown MoS₂. (c,d) Layers of CVD-grown MoS₂ demonstrated in TEM images. Reprinted with permission from [65]. Copyright (2012) by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim.

Metal oxide films offer an alternative avenue for creating 2D materials and can be transformed via a process known as vulcanization. This involves exposure to sulfur vapor, leading to reduction. A classic example is the derivation of MoS₂ through the sulfur vapor reduction of MoO₃. Herein, MoO₃ undergoes an initial reduction when exposed to sulfur vapor at elevated temperatures, resulting in the suboxide MoO_{3-x}. This then undergoes further reactions to yield 2D layers of MoS₂. Interestingly, for MoO₃, the necessary reduction temperature sits at a relatively lower temperature of 650 °C when contrasted with the direct synthesis of MoS₂ from Mo. While this technique shows promise in obtaining multilayer MoS₂ on a vast scale, generating monolayer MoS₂ poses a challenge [66]. The impediment arises primarily because the MoS₂ growth is stunted by an interfacial oxide layer. To address this, Lee and his team put forth a substrate pre-treatment technique ahead of MoS₂ synthesis [66]. By pre-treating the SiO₂/Si substrate with agents like reduced graphene oxide (rGO), tetrapotassium terephthalate (PTAS), and terephthalic acid dianhydride (PTCDA), the formation of expansive single-layer 2D MoS₂ becomes feasible.

CVD's crowning glory in the realm of 2D material synthesis lies in its ability to create pristine, high-quality 2D materials with tunable properties. Within the confines of CVD synthesis, the structural morphology, crystallinity, and defects of 2D materials can be finetuned through meticulous adjustments of the process parameters. Furthermore, the fusion of diverse precursor types (spanning gases, liquids, and solids) paves the way for novel 2D materials and heterostructures. This method also extends the possibility of doping and functionalizing 2D materials by introducing supplementary precursors during the CVD synthesis phase. However, while promising, it is pivotal to continue refining the process, especially to exercise precise control over the atomic-level properties of 2D materials and to accurately regulate stoichiometric proportions and defects.

3. Discussion

In the past few decades, brain-inspired computing systems based on 2D materials have been extensively studied and developed due to their unique properties and mature processing technology. These systems can be designed in various ways, with two-terminal (2T) memristors and three-terminal (3T) memristor transistors being among the most common configurations. In 2T memristors, the two-dimensional material can be used as the working/dielectric layer, and in a 3T memristor transistor, it acts as the channel/dielectric layer. This section will provide an overview of memristor devices based on 2D materials, including their materials, structures, and operating principles, and compare their memristor performance.

3.1. Two-Terminal Memristors Based on Two-Dimensional Materials

Strukov et al. first proposed a 2T memristor based on a two-dimensional material that can simulate the connection between presynaptic and postsynaptic neurons, where the source and drain correspond to the input and output, respectively [67]. These devices are commonly constructed in two different configurations: horizontal and vertical. In a vertical structure of a 2T memristor, the inputs and outputs are perpendicular to the channel material, while in a horizontally constructed 2T memristor, they are parallel to the channel material. The crucial component of these devices is the two-dimensional material serving as the channel/working layer. The thinness of the 2D material, consisting of only one or a few atomic layers, makes it highly suitable for constructing large-scale, low-energy array circuits. Typically, a horizontal 2T memristor consists of metal electrodes arranged horizontally on a dielectric layer and channels consisting of a two-dimensional TMD. In such a type of device, the current will flow horizontally and pass through the channel made of the 2D TMD material, causing defect migration within the channel or phase change to cause a memristive effect.

In 2018, Hersam and colleagues proposed a horizontal 2T memristor based on 2D MoS₂ [68]. In its working state, defects within the MoS₂ migrate to the grain boundaries (GBs), forming a low-resistance channel and thus causing a change in the resistive state of the device. As shown in Figure 6a, the device is constructed with a single layer of MoS₂ as the channel on a SiO₂/Si substrate, using gold (Au) as the electrodes. Based on the arrangement of the GBs within the MoS₂ and between the two electrodes, these devices are further categorized into three types: cross types, bridge types, and equal-partition types. Each type exhibits different switching behaviors. In the first, the cross type, as shown in Figure 6b, two GBs connect to the same Au electrode and intersect within the MoS2 channel. The second type, the bridge type, as shown in Figure 6c, features a GB parallel to the length direction of the channel, connecting both the source and drain electrodes. The final type is the equal-partition type, shown in Figure 6d, where a GB splits the channel into two segments without connecting to any electrode. The memristive phenomena in these devices are mainly due to defect migration. During the SET and RESET processes, sulfur vacancies accumulate near the GBs, causing changes in the electrical conductivity of the MoS₂, which results in a memristive effect. Among the aforementioned three types of devices, a cross-type memristor shows the highest resistance ratio (HRS/LRS) of 10³ at zero bias, and its SET voltage does not exceed 10 V.





Figure 6. (a) Schematic diagram of a memristive transistor fabricated from a single layer of MoS₂. (b) i–v characteristic curve of a cross-type MoS₂ memristor. (c) i–v characteristic curve of a bridge-type MoS₂ memristor. (d) i–v characteristic curve of an equal-partition-type MoS₂ memristor. Reprinted with permission from [68]. Copyright (2015) by Springer Nature.

In addition to the memristive phenomena induced by defects, phase transitions in two-dimensional materials can also lead to memristive effects. Lu and colleagues first reported an electric-field-controlled 2T memristor based on phase-change MoS₂ in 2018 [69]. Figure 7a shows the cross-sectional view of this device, which is constructed from mechanically exfoliated MoS₂ serving as the channel, along with gold (Au) electrodes. During operation, the device is immersed in a n-butyl lithium solution. The migration of Li ions within the channel leads to a phase transition in the MoS₂ layer, from the 2H phase to the 1T' phase, which results in a dramatic increase in electrical conductivity compared with the original MoS₂. This phase transition was confirmed using Raman spectroscopy and Xray photoelectron spectroscopy (XPS). Moreover, Raman spectroscopy verified that this phase transition is reversible. Via the movement of Li ions, the 2H and 1T' phases of MoS₂ can be switched, a phenomenon also confirmed using high-resolution transmission electron microscopy (HRTEM). As shown in Figure 7b, the MoS² under the Au electrode expands due to the permeation of Li ions in the low-resistance state (LRS), while it contracts in the high-resistance state (HRS). This reversible ion migration leads to a change in the electrical conductivity of the MoS² with the applied bias voltage in the device, as depicted in Figure 7c.



Figure 7. (a) Schematic of MoS₂ memristor based on Li-ion insertion. (b) Cross-sectional HRTEM images of MoS₂ in HRS (high-resistance state, top) and LRS (low-resistance state, bottom). (c) Enhancement and suppression curves formed by applying continuous pulses. Reprinted with permission from [69]. Copyright (2018) by Springer Nature.

Jiaqiang Shen et al. proposed a horizontal 2T memristor based on 2D MoS₂ in 2020, which achieved resistance tuning by aggregating field-induced sulfur vacancies at the

MoS₂/metal interface during operation. The aggregated vacancies alter the conductance of the MoS² channel [70]. As shown in Figure 8a, a single layer of MoS² is used on a SiO²/Si substrate as a channel and gold (Au) as an electrode to form the device. The device controls the sulfur vacancy migration by changing the Schottky barrier, which is different from the conductance modulation enacted with the wire filament. The MoS₂ in contact with the Ti is metalized due to strong interactions, while the MoS₂ in the channel retains its inherent properties. Figure 8b shows the difference in band structure between MoS₂ and metalized MoS₂ (m-MoS₂). The band plot of the MoS₂/m-MoS₂/Ti structure indicates that there is a Schottky barrier between the m-MoS₂ and MoS₂ (Figure 8c). Additionally, the band plot of the MoS₂/m-MoS₂/Ti structure indicates bipolar resistance switching behavior, and the MoS² memristor exhibits significant characteristics, such as short-term plasticity (STP), long-term plasticity (LTP), spike-amplitude-dependent plasticity (SADP), spike-time-dependent plasticity (STDP), and spike-rate-dependent plasticity (SRDP). Furthermore, the energy consumption is calculated by multiplying the results of the integration of the pulse voltage and current curve over time, where 10 pulses increase the stable post-synaptic current (PSC) and make it last for at least 5 s. The energy consumption is only 1.8 pJ. Due to the relatively high resistance during resistor holding, resulting in low read power consumption, the high resistance of single-layer MoS₂ plays an important role in low consumption. Research has shown that monocrystalline monolayer MoS₂ has a higher resistance than multilayer and polycrystalline silicon MoS₂.



Figure 8. (a) Single-layer MoS₂ memristor, (b) diagram of MoS₂/Ti contact interface, and (c) band diagram of MoS₂/m-MoS₂/Ti structure. Reprinted with permission from [70]. Copyright (2021) by Springer Nature.

Vertical-structure devices are increasingly favored in modern semiconductor industries for their advantages in high-density integration [71]. These vertical-structured twoterminal (2T) memristors are usually formed of metal-oxide–metal layers. To reduce power consumption, efforts are often made to decrease the thickness of the intermediate oxide layer. However, various crystal structure problems commonly arise, leading to significant leakage currents. To address this issue, extensive research has been carried out on 2D materials. Vertical 2T memristors based on 2D materials usually have a metal/2D material/metal structure, where the current flows in a direction perpendicular to the 2D material plane. These 2D materials demonstrate controllable phase changes, defect migrations, and conductive channel formations. This combination of structural and performance advantages makes it possible to reduce the size of individual devices based on 2D materials, thereby having the potential for high-integration neuromorphic computing chips.

Appenzeller et al. proposed a vertical-structured 2T memristor using MoTe² and Mo_{1-x}W_xTe² as the memristive layers, as shown in Figure 9a–c [72]. Unlike most reported phase-change memristors, the memristive effect in this device arises due to a material phase transition from the conventional hexagonal phase (2H) to a distorted hexagonal phase (2H_d). Conductive-AFM (C-AFM) measurements showed that the 2H_d phase exhibits better conductive properties compared with the 2H phase, which leads to a change in the overall resistance of the device. To study this unique phase transition, high-angle STEM was employed during the SET process. As shown in Figure 9b, the crystal structure in the middle part visibly differs from the 2H phase, specifically transitioning to the 2H_d phase. Meanwhile, Figure 9c shows memristive phenomena induced by phase transitions within a \pm 3 V range. This research suggests that electric-field-driven reversible phase changes in transition metal dichalcogenides (TMDs) are feasible, further indicating the potential application of vertical 2T memristors based on TMDs in ultra-low power consumption fields.



Figure 9. (a) Schematic of vertical-structure 2T memristors based on MoTe₂ and Mo_{1-x}W_xTe₂. (b) Cross-sectional STEM image showing localized phase changes. (c) I-V characteristic curve of this device. Reprinted with permission from [70]. Copyright (2018) by Springer Nature.

In a vertical two-terminal (2T) memristor developed by Miao and his team, they utilized a graphene/MoS₂/graphene structure to create the memristive device [48]. This device displayed promising memristive behavior even at high temperatures (350 °C). As shown in Figure 10, the device consists of graphene used as electrodes on both ends and a 40 nm thick MoS_{2-x}O_x layer serving as the channel. This MoS_{2-x}O_x layer was obtained via oxidization for 1.5 h at 160 °C. As indicated in Figure 10b, sulfur vacancies form in the channel when the device is operational. The variation in the concentration of these sulfur vacancies leads to changes in the resistance, thus forming a high-resistance state (HRS) and low-resistance state (LRS). Element changes affecting channel conductivity were observed via scanning transmission electron microscopy (STEM), and the presence of graphene also prevents metal from diffusing into the channel. Compared with conventional oxide-based memristors, this device can maintain its crystalline structure without undergoing deformation even at temperatures as high as 800 °C. As a result, as shown in Figure 10c, the device is able to maintain stable and repeatable memristive phenomena at operating temperatures ranging from 20 °C to 340 °C. The research implies that graphene/MoS₂/graphene memristors could offer significant advantages in terms of thermal stability and functionality, making them potentially useful for applications requiring high-temperature operation. Furthermore, Huai Yang et al. proposed a non-volatile vertical structure memristor based on the heterostructure of two-dimensional room-temperature ferroelectric α -In₂Se₃ and WSe₂ [73]. By applying a voltage to polarize the ferroelectricity, the resistance can be modulated between a high-resistance state and a lowresistance state, preserving the resistance state without the need for additional information storage power. To fabricate this memristor, high-quality ferroelectric α -phase In₂Se3 crystals were synthesized using chemical vapor transport (CVT) methods. Applying a DC bias from both electrodes creates a reversible built-in electric field in the α -In₂Se₃ nanosheet, enabling the switching of its polarization direction between the "up" and "down" directions. To study the spontaneous polarization caused by the inverse symmetry of α -In₂Se₃ and the destruction of the polar structure, PFM measurements were performed on α -In₂Se₃ crystals, revealing two out-of-plane polarization directions with a phase difference of 180° in the α -In₂Se₃ sheet, corresponding to the ferroelectric domains perpendicular to the upward and downward polarization vectors perpendicular to the horizontal plane, respectively. The bandgap value α -In₂Se₃ is approximately 0.53 eV when the polarization direction is "up", and the bandgap value increases to 1.09 eV when the polarization direction is reversed to "down". A band gap of approximately 0.56 eV results in a 100-fold increase in resistance compared with the "on" state. The study shows that α -In₂Se₃ iron can be polarized with an electric field drive to have non-volatile memory characteristics, and it has excellent characteristics, such as a conduction/turn-off ratio of more than 100 and a relatively small switching voltage, which proves that non-volatile memory based on a vdW ferroelectric heterogeneous structure can provide new opportunities and new platforms for the utilization and development of two-dimensional ferroelectric materials for information storage.



Figure 10. (a) Schematic diagram of a memristor based on a graphene/MoS₂/graphene structure. (b) STEM (scanning transmission electron microscopy) images of the LRS (low-resistance state) and HRS (high-resistance state), along with a schematic showing the formation of sulfur vacancies. (c) Switching curves of the device in an environment ranging from 20 °C to 340 °C. Reprinted with permission from [48]. Copyright (2018) by Springer Nature.

3.2. Three-Terminal Memristors Based on Two-Dimensional Materials

In addition to 2T memristors, 3T memristor transistors will be discussed in this chapter. Typically, 3T memristor transistors consist of three electrodes (the source, drain, and gate), a dielectric layer, and a channel layer. Compared with 2T memristors, 3T memristor transistors can implement signal transmission and learning functions, which gives them the potential to build complex brain-like chips [74–76]. In a three-terminal memristor transistor, the gate serves as a control electrode to change the conductivity or impedance of the channel region by applying different voltages, enabling synaptic weight regulation to simulate the learning function in neural networks. The source and drain are used to read and write data. By controlling the gate voltage and applying the appropriate voltage pulse, it becomes possible to create a controllable state of resistance in the channel. This functionality enables the device to store and retrieve information, making it a versatile tool for data processing and storage in brain-inspired computing systems.

Hirokjyoti Kalita et al. reported a study on artificial neurons based on vertical MoS₂/graphene threshold switch gates, as shown in Figure 11a [77]. The researchers used

the volatile threshold-switching behavior of the vertical MoS₂/graphene van der Waals heterojunction system to replicate the integral and ignition response of neurons. The threshold-switching memristor (TSM) device is connected in parallel with a resistor and a capacitor and then a resistor in series to form an artificial neuron. When an input pulse is applied to the circuit, the capacitor (Co) begins to charge. As the charge on the capacitor increases, the voltage at node A reaches the threshold voltage of the TSM, causing it to switch from an HRS to an LRS. The LRS state leads to a drop in voltage at node A. Once the voltage at node A decreases, the TSM device recovers to an HRS. This results in a decrease in the output current and voltage and a spike in the output voltage. The capacitor starts charging again, indicating the beginning of the neuron integration cycle. During the time period of neuron firing, the net charge integration in the capacitor is essentially zero, simulating the refractory period after the firing of biological neurons, and once the refractory period is over, the device returns from an LRS state to an HRS state, and the capacitor "Co" begins to integrate again. The device effectively mimics the essential characteristics of biological neurons, such as all-or-none spikes, threshold-driven action potential spikes, refractory periods after neuronal discharge, and intensity-modulated frequency responses. The random threshold-switching behavior caused by the migration of oxygen ions along the MoS2 vertical particles adds to the versatility of these artificial neurons, making them suitable for real-time computing systems based on event spikes.



Figure 11. (a) Schematic of a v-MoS2/graphene TSM. (b) Schematic of the circuit used to realize the artificial neuron. (c) (Top) input voltage pulses of 8 V amplitude, TON = 100 μ s, and frequency = 5 kHz (not to scale). (Bottom) output spike of the artificial neuron showing the integration time. (d) (Top) input voltage pulses of 8 V amplitude, TON = 100 μ s, and frequency = 5 kHz (not to scale).

(Bottom) output spike of the artificial neuron showing the refractory period. (e) Schematic diagram of a MoS₂/PTCDA hybrid heterojunction modulated by an electric or optical peak. (f) Schematic diagram of the optical device structure and band alignment of the heterojunction. (g) Schematic diagram of the device architecture in electrical modulation mode neuron. (h) Long-term weight under different VBGs varies with laser times. (i) Inhibition (red)/excitability (blue) index as a function of the number of pulses. Reprinted with permission from [77]. Copyright (2019) by Springer Nature.

Shuiyuan Wang et al. developed a high-efficiency optoelectronic dual-modulated multifunctional MoS₂/PTCDA hybrid heterojunction synapse, as shown in Figure 11e [78]. Via the Au top gate electrode used as a control gate, carriers at the heterojunction interface are driven to simulate the separation, capture, or gradual release of neurotransmitters, resulting in inhibitory and excitatory synaptic behavior. The Au top gate electrode also serves as drain and source terminals to read the current state of the device as PSC and n + +Si back gate terminals. In electrical modulation, synaptic suppression and excitation can be achieved simultaneously in the same device through the regulation of the gate voltage, and increasing the number of gate electrical pulses can obtain a minimum suppression of 3% and a maximum boost of 500%, and the response to signals of different frequencies shows dynamic filtering characteristics. It also exhibits flexible adjustability of STP and LTP and a synaptic weight variation of up to 60, which is far superior to that found in previous work on optical modulation. All of this demonstrates the potential of all-2D MoS2/PTCDA hybrid heterojunction artificial synapses in neuromorphic computing.

Paul et al. reported a MoS2/h-BN-based field-effect transistor and used graphene as a floating gate, as shown in Figure 12a,b [79]. This innovative device allows for the simulation of synaptic plasticity by leveraging the charge-tunneling effect between the transistor's channel and the graphene floating gate. One of the significant advantages of this design is the remarkable improvement in the floating gate efficiency, which addresses the high energy consumption issue observed in conventional floating-gate transistors that require large pulse voltages. With this structure, as shown in Figure 12c, the device achieves an almost perfect subthreshold swing (77 mV/dec). In their experiments, the inhibitory and enhancement effects of synapses were successfully simulated by controlling for the carrier-tunneling effect in the h-BN insulation (Figure 12d). To further enhance the symmetry and linearity of synaptic weight updates, they also demonstrated the application of flash memory based on dual-floating gate MoS₂/h-BN cell stacking. Via the tunneling of electrons and the control of the injection process, they achieved more controlled electron transport, which improves synaptic inhibition and enhances the symmetry of the process. The work of Paul et al. has important implications in the development of low-power, highperformance brain-like computing chips [79].



Figure 12. (a) Schematic diagram of the structure of this device. (b) Representative image of the gate capacitor circuit, where C1 represents the capacitance between the floating gate and Si++ (through the SiO₂ insulation) and C2 represents the capacitance between the floating gate and the channel (hBN). FG stands for a large area of metal floating grid connected to the graphene layer. (c) Comparison of subthreshold slopes of devices with different floating gate configurations. D1, D2, and D3 are devices with extended floating gates, D9 without expansion of the floating gate, and D10 without floating gates. (d) Transport mechanism in MoS₂ floating-gate devices. The black arrows indicate the direction of charge flow between the floating gate and the MoS₂ channel during the enhancement and inhibition cycles. e- and h+ represent electrons and holes, respectively. Used with permission from IOP Publishing, Ltd., from [79]; permission conveyed through Copyright Clearance Center, Inc.

Yao and colleagues reported research concerning dynamic artificial synapses based on graphene channels [80]. As shown in Figure 13a, they utilized SiNx:H thin films as the gate dielectric layer for graphene, achieving dynamic reconfigurations between different synaptic response modes. They introduced traps and mobile hydrogen ions in the dielectric layer to facilitate carrier trapping and the capacitive gate effect. Utilizing the carriertrapping effect and the bipolar nature of graphene, the researchers realized spike-timedependent long-term depression (S/LTD) and spike-time-dependent long-term potentiation (S/LTP) phenomena in the device. The hysteresis characteristics of this device can be clearly seen in Figure 13b,c. This phenomenon is attributed to the carrier-trapping effect, suggesting the existence of traps in the gate dielectric layer for capturing electrons and holes. Additionally, Yao and colleagues demonstrated that the capacitive gate effect can reconfigure the device to switch between the S/LTD and S/LTP response modes. By applying a higher voltage, the synaptic behavior can be adjusted, allowing for different response modes to the same low-intensity pulses. This research by Yao and his team showcases the potential of artificial synapses to simulate complex biological behavior, suggesting promising avenues for implementing bio-inspired computing systems.



Figure 13. (a) Schematic of 3T dynamic artificial synapse based on graphene, and (**b**,**c**) are the hysteresis characteristics of this device. (d) Schematic of the 3T memristive transistor based on BP (**e**,**f**) shows the anisotropic carrier mobility within BP. Reprinted with permission from [80]. Copyright (2019) by WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim.

Tian and colleagues also reported on a 3T (three-terminal) memristive transistor that utilizes the charge-trapping effect [81]. As shown in Figure 13d, this device comprises a BP (black phosphorus) layer, a PO_x layer, a source electrode, a drain electrode, and a back gate electrode. During the fabrication process, a 2 nm thick POx layer was first formed at the bottom of the BP layer to serve as the charge-trapping layer. The electronic behavior of the device can be controlled by applying positive and negative voltages to the silicon substrate back gate. When a positive voltage is applied to the back gate, electrons in the BP channel are captured by oxygen vacancies in the PO_x layer, leading to an increase in the hole concentration and current. Conversely, when a negative voltage is applied to the back gate, electrons are released back into the BP channel, resulting in a decrease in the hole concentration and current. This process of electron trapping and release simulates synaptic long-term potentiation (LTP) and long-term depression (LTD). However, unlike traditional 3T memristive transistors, this device exhibits different degrees of LTP and LTD in the x- and y-axis directions. This is due to the anisotropic carrier mobility within BP, as shown in Figure 13e,f. This suggests that the device has potential applications in directional sensing or recognition.

Shania Rehman and colleagues reported on a back gate, three-terminal field-effect transistor (FET) that was prepared using MoTe₂ as the channel material, as shown in Figure 14a,b [82]. It is worth noting that the bottom side of the MoTe₂ flake was treated with deep ultraviolet light in ambient conditions before being transferred to the silicon substrate to promote the hysteresis loops. The study found that when the applied back gate voltage is negative ($V_g < 0$, on state; Figure 14c), the induced electric field in the SiO₂ (dielectric) encourages the trapped electrons to be released from their trapped states into the n-semiconductor MoTe₂ channel, producing a large current density. As a result, the conductivity of the MoTe₂ is enhanced. On the other hand, when a positive back gate voltage pulse is applied ($V_g > 0$, off state; Figure 14d), the induced electric field depletes the electrons from the MoTe₂, thereby reducing the channel conductivity of the MoTe₂. By changing the conductivity of the channel by controlling the trapping and de-trapping of the



charge carriers in the MoTe₂, the device exhibits plasticity similar to that of neuronal synapses.

Figure 14. (a) The schematic illustration of MoTe₂ three-terminal field-effect transistors (FETs) with charge-trapping and de-trapping dynamics at atomically thin channel 2D material/SiO₂ interface. (b) The final optical microscope image of MoTe₂ FET with Cr/Au electrodes. (c,d) Schematic band diagram of MoTe₂ FET with trapped states at the MoTe₂/SiO₂ interface when negative gate is applied and when positive gate is applied.

In 2022, Arun Kumar and his colleagues employed a mechanical lift-off method to transfer peeled multi-layer BP thin films onto SiO₂/p++Si substrates, thus fabricating back gate BP FET devices, as shown in Figure 15a,b [83]. Their study revealed that an increase in temperature from 150 K to 340 K resulted in a two-orders-of-magnitude increase in the hysteresis width of the device (Figure 15c). This phenomenon suggests that higher temperatures may facilitate charge trapping at the BP/SiO₂ interface. Various defects are formed at the BP/SiO₂ interface due to adsorbates or process residues at this junction, along with charged ions in the SiO₂ layer. These defects create deep intragap states that act as trap centers. Trapping and de-trapping predominantly occur via tunneling, although factors such as temperature can influence the trapped charge density. When the gate pulse is in a high positive or negative state, the drain current experiences rapid increases or decreases, as shown in Figure 15d. During this process, intragap trap states are either filled with or emptied of electrons, resulting in a memory effect.



Figure 15. (a) Schematic diagram, and (b) an optical image of the fabricated BP transistor (the inset represents the height profile along the dotted white line obtained using AFM). (c) Temperature-dependent transfer width and (d) transfer characteristics. Original content from this work may be used under the terms of the Creative Commons Attribution 4.0 license.

Kimberly Intonti et al. developed a pressure-enhanced, few-layer ReSe2 field-effect transistor, as illustrated in Figure 16a,b [84]. It exhibits a negative photocurrent (NPC) under higher vacuum conditions and a positive photocurrent in laser environments. The transition from a PPC to an NPC can be explained by considering that the light response is influenced by molecular desorption. When a single layer of ReSe2 is exposed to air, molecules such as H2O and O2 adsorb onto the channel surface, reducing device conductivity and mobility. Therefore, under high vacuum conditions, due to the reduced adsorption density, device conductivity and mobility increase. Although H2O and O2 molecules readily adsorb to surfaces, they are only physically adsorbed. The energy delivered by the laser is sufficient to remove them from the surface. Consequently, light has a similar effect to reducing pressure, promoting the desorption of air molecules and thereby increasing electron density and conductivity. Consequently, when the laser is activated under ambient pressure, the primary mechanism is the light-assisted desorption of electronegative molecules, leading to a return to a PPC state. At moderate pressure, both light and pressure influence the photocurrent. Since light and pressure are competing mechanisms with opposite polarities, their combined effect results in lower photocurrents. Experiments demonstrate that both air pressure and laser illumination have a significant impact on device performance. The transient response when exposed to laser pulses shows faster response times and higher light detection efficiency.



Figure 16. (a) Schematic of the device structure and the measurements set up: the ReSe2 flake is deposited onto a SiO₂/Si substrate acting as a global back gate, and the metal contacts are Cr/Au bilayers. (b) Scanning electron microscope (SEM) image of the ReSe2 back-gated FET with interdigitated source/drain leads. Reprinted with permission from [84]. Copyright (2023) by the authors. *Advanced Electronic Materials* published by Wiley-VCH GmbH.

Furthermore, Das et al. presented an integrated Internet of Things platform using programmable MoS2 memtransistors capable of sensing, storing, and securing information [85,86]. The platform utilizes a single material and similar device structures, minimizing hardware costs. The energy consumption of each crypto engine is low, in the range of a few hundred picojoules, thanks to subthreshold memtransistor operation. Encrypted information remains secure even against advanced machine learning adversaries, requiring population voting for decryption. This platform demonstrates the potential for near-sensor security via in-memory bio-inspired computing.

All these applications illustrate that 2D materials hold tremendous promise in the field of neuromorphic computing. Their unique properties, such as flexibility, scalability, and tunability, make them ideal candidates for mimicking the functionalities of biological neurons and synapses. These materials enable the development of energy-efficient and high-performance neuromorphic devices that can process information in ways inspired by the human brain.

4. Conclusions

This review paper discussed the intrinsic characteristics of two-dimensional materials and their heterostructures, which offer unique advantages in neuromorphic computing applications. Recent reports have shown that various mechanisms inherent to twodimensional materials can achieve the functionalities required for neuromorphic computing. Additionally, this article provided a detailed overview of the growth and preparation methods for various two-dimensional materials and the operating principles of neuromorphic devices based on these materials. The application of two-dimensional materials in 2T memristors and 3T memristive transistors showcases their potential in neuromorphic computing. Two-terminal memristors utilize two-dimensional materials as the active/dielectric layer or channel/dielectric layer, establishing connections between pre-synaptic and post-synaptic neurons in different structural designs. Vertical 2T memristors benefit from high-density integration, while horizontal ones are suitable for building large-scale low-power array circuits. The defect migration and phase transition phenomena of two-dimensional materials provide a foundation for memristive effects. Meanwhile, vertical 3T memristive transistors based on two-dimensional materials possess signal transmission and learning functionalities, paving the way for the development of complex neuromorphic chips.

Although two-dimensional materials have significant advantages compared with traditional materials, there are still many challenges in their large-scale application in neuromorphic computing. While there have been numerous reports on the successful synthesis of large-area high-quality graphene, there is still no mature method for the largescale, high-quality growth of two-dimensional compound materials. Precise control over the microstructures of two-dimensional compounds (like TMDs), such as thickness, defects, and doping, remains a considerable challenge. These parameters critically influence the quality and performance of neuromorphic devices based on these materials. Additionally, current technologies face multiple issues in transferring two-dimensional materials while ensuring their quality. The most crucial concern is ensuring atomic-level precision and cleanliness between interfaces during the preparation of two-dimensional material heterostructures, avoiding structural and chemical inhomogeneities between the materials.

Therefore, it is essential to encourage interdisciplinary research and maintain close collaboration between scientists from various fields. Further research and development are needed on two-dimensional materials suitable for neuromorphic computing and their growth methods to enhance the performance and reliability of neuromorphic devices. Leveraging the parallel processing and energy efficiency advantages of neuromorphic computing systems will drive the development of innovative applications, enhancing computational capabilities and efficiency. There is a need to explore the application of neuromorphic devices based on two-dimensional materials in fields like artificial intelligence, simulated neural networks, the Internet of Things, and the metaverse.

Author Contributions: Conceptualization, C.F. and H.W. (Hao Wang); resources, W.W., H.L. and J.W.; writing—original draft preparation, C.F.; writing—review and editing, G.M. and H.W. (Houzhao Wan); supervision, C.F.; funding acquisition, H.W. (Hao Wang) All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported in part by the Science and Technology Major Project of Hubei under grant no. 2022AEA001.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Abbott, L.F.; Regehr, W.G. Synaptic computation. Nature 2004, 431, 796–803. https://doi.org/10.1038/nature03010.
- 2. Choquet, D.; Triller, A. The Dynamic Synapse. Neuron 2013, 80, 691–703. https://doi.org/10.1016/J.NEURON.2013.10.013.
- Jackman, S.L.; Regehr, W.G. The Mechanisms and Functions of Synaptic Facilitation. Neuron 2017, 94, 447–464,. https://doi.org/10.1016/J.NEURON.2017.02.047.
- 4. Furber, S. Large-scale neuromorphic computing systems. J. Neural Eng. 2016, 13, 051001. https://doi.org/10.1088/1741-2560/13/5/051001.
- Feng, C.; Beygi, M.; Frewin, C.L.; Tanjil, R.-E.; Kumar, A.; Wang, M.C.; Saddow, S.E. Silicon Carbide Biotechnology: Carbon-Based Neural Interfaces. In *TMS 2021 150th Annual Meeting & Exhibition Supplemental Proceedings*; Springer International Publishing: Berlin/Heidelberg, Germany, 2021; pp. 777–790.
- 6. Ryu, H.; Wu, H.; Rao, F.; Zhu, W. Ferroelectric Tunneling Junctions Based on Aluminum Oxide/ Zirconium-Doped Hafnium Oxide for Neuromorphic Computing. *Sci. Rep.* **2019**, *9*, 20383. https://doi.org/10.1038/s41598-019-56816-x.
- Xu, Z.; Li, F.; Wu, C.; Ma, F.; Zheng, Y.; Yang, K.; Chen, W.; Hu, H.; Guo, T.; Kim, T.W. Ultrathin electronic synapse having high temporal/spatial uniformity and an Al2O3/graphene quantum dots/Al2O3 sandwich structure for neuromorphic computing. *NPG Asia Mater.* 2019, *11*, 18. https://doi.org/10.1038/s41427-019-0118-x.
- Park, S.-O.; Jeong, H.; Park, J.; Bae, J.; Choi, S. Experimental demonstration of highly reliable dynamic memristor for artificial neuron and neuromorphic computing. *Nat. Commun.* 2022, *13*, 2888. https://doi.org/10.1038/s41467-022-30539-6.
- Feng, C.; Frewin, C.L.; Tanjil, R.-E.; Everly, R.; Bieber, J.; Kumar, A.; Wang, M.C.; Saddow, S.E. A Flexible *a*-SiC-Based Neural Interface Utilizing Pyrolyzed-Photoresist Film (C) Active Sites. *Micromachines* 2021, *12*, 821. https://doi.org/10.3390/MI12070821.
- 10. Beygi, M.; Dominguez-Viqueira, W.; Feng, C.; Mumcu, G.; Frewin, C.L.; La Via, F.; Saddow, S.E. Silicon Carbide and MRI: Towards Developing a MRI Safe Neural Interface. *Micromachines* **2021**, *12*, 126. https://doi.org/10.3390/mi12020126.
- 11. Szu, H.; Rogers, G. Generalized McCullouch-Pitts Neuron Model with Threshold Dynamics. *Proc. Int. Jt. Conf. Neural Netw.* **1992**, 3, 535–540. https://doi.org/10.1109/IJCNN.1992.227119.
- 12. Magee, J.C.; Grienberger, C. Synaptic Plasticity Forms and Functions. *Annu. Rev. Neurosci.* 2020, 43, 95–117. https://doi.org/10.1146/annurev-neuro-090919-022842.
- Agatonovic-Kustrin, S.; Beresford, R. Basic concepts of artificial neural network (ANN) modeling and its application in pharmaceutical research. J. Pharm. Biomed. Anal. 2000, 22, 717–727. https://doi.org/10.1016/S0731-7085(99)00272-1.

- 14. Svozil, D.; Kvasnicka, V.; Pospichal, J. Introduction to multi-layer feed-forward neural networks. *Chemom. Intell. Lab. Syst.* **1997**, 39, 43–62. https://doi.org/10.1016/S0169-7439(97)00061-0.
- 15. Montavon, G.; Samek, W.; Müller, K.-R. Methods for interpreting and understanding deep neural networks. In *Digital Signal Processing*; Elsevier: Amsterdam, The Netherlands, 2018; Volume 73, pp. 1–15. https://doi.org/10.1016/j.dsp.2017.10.011.
- 16. Hinton, G.E.; Salakhutdinov, R.R. Reducing the Dimensionality of Data with Neural Networks. *Science* 2006, 313, 504–507. https://doi.org/10.1126/SCIENCE.1127647/SUPPL_FILE/HINTON.SOM.PDF.
- 17. Schmidhuber, J. Deep Learning in Neural Networks: An Overview. 2014. Available online: http://www.idsia.ch/~juergen/DeepLearning8Oct2014.texCompleteBIBTEXfile (accessed on 29 June 2023).
- Mandic, D.P.; Chambers, J.A. Recurrent Neural Networks for Prediction; Wiley: Hoboken, NJ, USA, 2001. https://doi.org/10.1002/047084535X.
- Ma, C.; Lambrecht, J.; Laporte, F.; Yin, X.; Dambre, J.; Bienstman, P. Comparing different nonlinearities in readout systems for optical neuromorphic computing networks. *Sci. Rep.* 2021, *11*, 24152. https://doi.org/10.1038/s41598-021-03594-0.
- Sozos, K.; Bogris, A.; Bienstman, P.; Sarantoglou, G.; Deligiannidis, S.; Mesaritakis, C. High-speed photonic neuromorphic computing using recurrent optical spectrum slicing neural networks. *Commun. Eng.* 2022, 1, 24. https://doi.org/10.1038/s44172-022-00024-5.
- 21. Maass, W. Networks of spiking neurons: The third generation of neural network models. *Neural Netw.* **1997**, *10*, 1659–1671. https://doi.org/10.1016/S0893-6080(97)00011-7.
- 22. Mcculloch, W.S.; Pitts, W. A logical calculus of the ideas immanent in nervous activity. Bull. Math. Biol. 1990, 52, 99–115.
- Nawrocki, R.A.; Voyles, R.M.; Shaheen, S.E. A Mini Review of Neuromorphic Architectures and Implementations. *IEEE Trans. Electron. Devices* 2016, 63, 3819–3829. https://doi.org/10.1109/TED.2016.2598413.
- 24. Zou, X.; Xu, S.; Chen, X.; Yan, L.; Han, Y. Breaking the von Neumann bottleneck: architecture-level processing-in-memory technology. *Sci. China Inf. Sci.* 2021, 64, 160404. https://doi.org/10.1007/S11432-020-3227-1.
- Boybat, I.; Le Gallo, M.; Nandakumar, S.R.; Moraitis, T.; Parnell, T.; Tuma, T.; Rajendran, B.; Leblebici, Y.; Sebastian, A.; Eleftheriou, E. Neuromorphic computing with multi-memristive synapses. *Nat. Commun.* 2018, 9, 2514. https://doi.org/10.1038/s41467-018-04933-y.
- Wang, Z.; Joshi, S.; Savel'ev, S.E.; Jiang, H.; Midya, R.; Lin, P.; Hu, M.; Ge, N.; Strachan, J.P.; Li, Z.; et al. Memristors with diffusive dynamics as synaptic emulators for neuromorphic computing. *Nat. Mater.* 2016, 16, 101–108. https://doi.org/10.1038/nmat4756.
- Zhao, H.; Dong, Z.; Tian, H.; DiMarzi, D.; Han, M.; Zhang, L.; Yan, X.; Liu, F.; Shen, L.; Han, S.; et al. Atomically Thin Femtojoule Memristive Device. *Adv. Mater.* 2017, 29, 1703232. https://doi.org/10.1002/ADMA.201703232.
- Xu, R.; Jang, H.; Lee, M.-H.; Amanov, D.; Cho, Y.; Kim, H.; Park, S.; Shin, H.-J.; Ham, D. Vertical MoS₂ Double-Layer Memristor with Electrochemical Metallization as an Atomic-Scale Synapse with Switching Thresholds Approaching 100 mV. *Nano Lett.* 2019, 19, 2411–2417. https://doi.org/10.1021/acs.nanolett.8b05140.
- 29. Hadiyawarman; Eguchi, M.; Tanaka, H. Control of the neuromorphic learning behavior based on the aggregation of thiolprotected Ag-Ag₂S core–shell nanoparticles. *Jpn. J. Appl. Phys.* **2020**, *59*, 015001. https://doi.org/10.7567/1347-4065/ab5c77.
- Gerasimov, J.Y.; Gabrielsson, R.; Forchheimer, R.; Stavrinidou, E.; Simon, D.T.; Berggren, M.; Fabiano, S. An Evolvable Organic Electrochemical Transistor for Neuromorphic Applications. *Adv. Sci.* 2019, *6*, 1801339. https://doi.org/10.1002/ADVS.201801339.
- 31. Novoselov, K.S.; Geim, A.K.; Morozov, S.V.; Jiang, D.; Zhang, Y.; Dubonos, S.V.; Grigorieva, I.V.; Firsov, A.A. Electric field effect in atomically thin carbon films. *Science* **2004**, *306*, 666–669. https://doi.org/10.1126/science.1102896.
- 32. Mak, K.F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T.F. Atomically ThinMoS2: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* **2010**, 105, 136805. https://doi.org/10.1103/PHYSREVLETT.105.136805.
- 33. Liu, H.; Neal, A.T.; Zhu, Z.; Luo, Z.; Xu, X.; Tomanek, D.; Ye, P.D. Phosphorene: An Unexplored 2D Semiconductor with a High Hole Mobility. *ACS Nano* **2014**, *8*, 4033–4041. https://doi.org/10.1021/NN501226Z/SUPPL_FILE/NN501226Z_SI_001.PDF.
- Cao, G.; Meng, P.; Chen, J.; Liu, H.; Bian, R.; Zhu, C.; Liu, F.; Liu, Z. 2D Material Based Synaptic Devices for Neuromorphic Computing. *Adv. Funct. Mater.* 2020, *31*, 2005443. https://doi.org/10.1002/adfm.202005443.
- 35. Liu, Y.; Weiss, N.O.; Duan, X.; Cheng, H.-C.; Huang, Y.; Duan, X. Van der Waals heterostructures and devices. *Nat. Rev. Mater.* **2016**, *1*, 16042. https://doi.org/10.1038/natrevmats.2016.42.
- 36. Mas-Ballesté, R.; Gómez-Navarro, C.; Gómez-Herrero, J.; Zamora, F. 2D materials: to graphene and beyond. *Nanoscale* **2011**, *3*, 20–30. https://doi.org/10.1039/C0NR00323A.
- Novoselov, K.S.; Geim, A.K.; Morozov, S.V.; Jiang, D.; Katsnelson, M.I.; Grigorieva, I.V.; Dubonos, S.V.; Firsov, A.A. Twodimensional gas of massless Dirac fermions in graphene. *Nature* 2005, 438,197–200. Nature. https://doi.org/10.1038/nature04233.
- 38. Li, L.; Yu, Y.; Ye, G.J.; Ge, Q.; Ou, X.; Wu, H.; Feng, D.; Chen, X.H.; Zhang, Y. Black phosphorus field-effect transistors. *Nat. Nanotechnol.* **2014**, *9*, 372–377. https://doi.org/10.1038/nnano.2014.35.
- 39. Li, X.; Yu, Z.; Xiong, X.; Li, T.; Gao, T.; Wang, R.; Huang, R.; Wu, Y. High-speed black phosphorus field-effect transistors approaching ballistic limit. *Sci. Adv.* **2019**, *5*, eaau3194. https://doi.org/10.1126/sciadv.aau3194.
- Ko, T.-J.; Li, H.; Mofid, S.A.; Yoo, C.; Okogbue, E.; Han, S.S.; Shawkat, M.S.; Krishnaprasad, A.; Islam, M.M.; Dev, D.; et al. Two-Dimensional Near-Atom-Thickness Materials for Emerging Neuromorphic Devices and Applications. *iScience* 2020, 23, 101676. https://doi.org/10.1016/j.isci.2020.101676.
- Wang, C.; Wang, C.; Meng, F.; Wang, P.; Wang, S.; Liang, S.; Miao, F. 2D Layered Materials for Memristive and Neuromorphic Applications. *Adv. Electron. Mater.* 2019, *6*, 1901107. https://doi.org/10.1002/aelm.201901107.

- 42. Pei, J.; Gai, X.; Yang, J.; Wang, X.; Yu, Z.; Choi, D.-Y.; Luther-Davies, B.; Lu, Y. Producing air-stable monolayers of phosphorene and their defect engineering. *Nat. Commun.* **2016**, *7*, 10450–10450. https://doi.org/10.1038/NCOMMS10450.
- 43. van der Zande, A.M.; Huang, P.Y.; Chenet, D.A.; Berkelbach, T.C.; You, Y.; Lee, G.-H.; Heinz, T.F.; Reichman, D.R.; Muller, D.A.; Hone, J.C. Grains and grain boundaries in highly crystalline monolayer molybdenum disulphide. *Nat. Mater.* 2013, 12, 554–561. https://doi.org/10.1038/NMAT3633.
- Han, S.W.; Yun, W.S.; Lee, J.D.; Hwang, Y.H.; Baik, J.; Shin, H.J.; Lee, W.G.; Park, Y.S.; Kim, K.S. Hydrogenation-induced atomic stripes on the 2H- MoS2 surface. *Phys. Rev. B Condens. Matter Mater. Phys.* 2015, 92, 241303. https://doi.org/10.1103/PhysRevB.92.241303.
- 45. Li, X.; Zhu, H. Two-dimensional MoS2: Properties, preparation, and applications. J. Mater. 2015, 1, 33–44. https://doi.org/10.1016/j.jmat.2015.03.003.
- 46. Sun, L.; Wang, Z.; Jiang, J.; Kim, Y.; Joo, B.; Zheng, S.; Lee, S.; Yu, W.J.; Kong, B.-S.; Yang, H. In-sensor reservoir computing for language learning via two-dimensional memristors. *Sci. Adv.* **2021**, *7*, eabg1455. https://doi.org/10.1126/SCIADV.ABG1455.
- Gao, G.; Sun, Q.; Du, A. Activating Catalytic Inert Basal Plane of Molybdenum Disulfide to Optimize Hydrogen Evolution Activity via Defect Doping and Strain Engineering. J. Phys. Chem. C 2016, 120, 16761–16766. https://doi.org/10.1021/acs.jpcc.6b04692.
- 48. Wang, M.; Cai, S.; Pan, C.; Wang, C.; Lian, X.; Zhuo, Y.; Xu, K.; Cao, T.; Pan, X.; Wang, B.; et al. Robust memristors based on layered two-dimensional materials. *Nat. Electron.* **2018**, *1*, 130–136. https://doi.org/10.1038/s41928-018-0021-4.
- Fan, X.; Xu, P.; Zhou, D.; Sun, Y.; Li, Y.C.; Nguyen, M.A.T.; Terrones, M.; Mallouk, T.E. Fast and Efficient Preparation of Exfoliated 2H MoS₂ Nanosheets by Sonication-Assisted Lithium Intercalation and Infrared Laser-Induced 1T to 2H Phase Reversion. *Nano Lett.* 2015, *15*, 5956–5960. https://doi.org/10.1021/ACS.NANOLETT.5B02091/ASSET/IMAGES/LARGE/NL-2015-02091A_0005.JPEG.
- 50. Gao, G.; Jiao, Y.; Ma, F.; Jiao, Y.; Waclawik, E.; Du, A. Charge Mediated Semiconducting-to-Metallic Phase Transition in Molybdenum Disulfide Monolayer and Hydrogen Evolution Reaction in New 1T' Phase. *J. Phys. Chem. C* 2015, *119*, 13124–13128. https://doi.org/10.1021/ACS.JPCC.5B04658/SUPPL_FILE/JP5B04658_SI_001.PDF.
- 51. Seo, S.; Jo, S.-H.; Kim, S.; Shim, J.; Oh, S.; Kim, J.-H.; Heo, K.; Choi, J.-W.; Choi, C.; Oh, S.; et al. Artificial optic-neural synapse for colored and color-mixed pattern recognition. *Nat. Commun.* **2018**, *9*, 5106. https://doi.org/10.1038/s41467-018-07572-5.
- Kumar, M.; Ban, D.; Kim, S.M.; Kim, J.; Wong, C. Vertically Aligned WS 2 Layers for High-Performing Memristors and Artificial Synapses. Adv. Electron. Mater. 2019, 5, 1900467. https://doi.org/10.1002/AELM.201900467.
- Vu, Q.A.; Shin, Y.S.; Kim, Y.R.; Nguyen, V.L.; Kang, W.T.; Kim, H.; Luong, D.H.; Lee, I.M.; Lee, K.; Ko, D.-S.; et al. Two-terminal floating-gate memory with van der Waals heterostructures for ultrahigh on/off ratio. *Nat. Commun.* 2016, 7, 12725. https://doi.org/10.1038/ncomms12725.
- 54. Choi, W.; Lee, J.W. *Graphene: Synthesis and Applications;* CRC Press: Boca Raton, FL, USA, 2016; pp. 1–357. https://doi.org/10.1201/B11259/GRAPHENE-WONBONG-CHOI-JO-WON-LEE.
- 55. Das, S.; Kim, M.; Lee, J.-W.; Choi, W. Synthesis, Properties, and Applications of 2-D Materials: A Comprehensive Review. *Crit. Rev. Solid State Mater. Sci.* **2014**, *39*, 231–252. https://doi.org/10.1080/10408436.2013.836075.
- 56. Fang, H.; Chuang, S.; Chang, T.C.; Takei, K.; Takahashi, T.; Javey, A. High-performance single layered WSe 2 p-FETs with chemically doped contacts. *Nano Lett.* 2012, 12, 3788–3792. https://doi.org/10.1021/NL301702R/SUPPL_FILE/NL301702R_SI_001.PDF.
- Novoselov, K.S.; Jiang, D.; Schedin, F.; Booth, T.J.; Khotkevich, V.V.; Morozov, S.V.; Geim, A.K. Two-dimensional atomic crystals. *Proc. Natl. Acad. Sci. USA* 2005, 102, 10451–10453. https://doi.org/10.1073/PNAS.0502848102.
- Coleman, J.N.; Lotya, M.; O'Neill, A.; Bergin, S.D.; King, P.J.; Khan, U.; Young, K.; Gaucher, A.; De, S.; Smith, R.J.; et al. Two-Dimensional Nanosheets Produced by Liquid Exfoliation of Layered Materials. *Science* 2011, 331, 568–571. https://doi.org/10.1126/SCIENCE.1194975/SUPPL_FILE/COLEMAN.SOM.PDF.
- Lee, K.; Kim, H.-Y.; Lotya, M.; Coleman, J.N.; Kim, G.-T.; Duesberg, G.S. Electrical Characteristics of Molybdenum Disulfide Flakes Produced by Liquid Exfoliation. *Adv. Mater.* 2011, 23, 4178–4182. https://doi.org/10.1002/ADMA.201101013.
- 60. Sekar, P.; Greyson, E.C.; Barton, J.E.; Odom, T.W. Synthesis of Nanoscale NbSe₂ Materials from Molecular Precursors. J. Am. Chem. Soc. 2005, 127, 2054–2055. https://doi.org/10.1021/JA0428006/SUPPL_FILE/JA0428006SI20041122_012902.PDF.
- Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D.; Piner, R.; Velamakanni, A.; Jung, I.; Tutuc, E.; et al. Large-Area Synthesis of High-Quality and Uniform Graphene Films on Copper Foils. *Science* 2009, 324, 1312–1314. https://doi.org/10.1126/science.1171245.
- 62. Wintterlin, J.; Bocquet, M.-L. Graphene on metal surfaces. *Surf. Sci.* 2009, 603, 1841–1852. https://doi.org/10.1016/J.SUSC.2008.08.037.
- 63. Hwang, J.; Kim, M.; Campbell, D.; Alsalman, H.A.; Kwak, J.Y.; Shivaraman, S.; Woll, A.R.; Singh, A.K.; Hennig, R.G.; Gorantla, S.; et al. van der Waals Epitaxial Growth of Graphene on Sapphire by Chemical Vapor Deposition without a Metal Catalyst. ACS Nano 2013, 7, 385–395. https://doi.org/10.1021/NN305486X/SUPPL_FILE/NN305486X_SI_001.PDF.
- 64. Fanton, M.A.; Robinson, J.A.; Puls, C.; Liu, Y.; Hollander, M.J.; Weiland, B.E.; LaBella, M.; Trumbull, K.; Kasarda, R.; Howsare, C.; et al. Characterization of Graphene Films and Transistors Grown on Sapphire by Metal-Free Chemical Vapor Deposition. ACS Nano 2011, 5, 8062–8069. https://doi.org/10.1021/NN202643T/ASSET/IMAGES/LARGE/NN-2011-02643T_0004.JPEG.
- Zhan, Y.; Liu, Z.; Najmaei, S.; Ajayan, P.M.; Lou, J. Large-Area Vapor-Phase Growth and Characterization of MoS₂Atomic Layers on a SiO₂Substrate. *Small* 2012, *8*, 966–971. https://doi.org/10.1002/SMLL.201102654.

- Lee, Y.-H.; Zhang, X.-Q.; Zhang, W.; Chang, M.-T.; Lin, C.-T.; Chang, K.-D.; Yu, Y.-C.; Wang, J.T.-W.; Chang, C.-S.; Li, L.-J.; et al. Synthesis of Large-Area MoS₂Atomic Layers with Chemical Vapor Deposition. *Adv. Mater.* 2012, 24, 2320–2325. https://doi.org/10.1002/ADMA.201104798.
- 67. Strukov, D.B.; Snider, G.S.; Stewart, D.R.; Williams, R.S. The missing memristor found. *Nature* 2008, 453, 80–83. https://doi.org/10.1038/nature06932.
- Sangwan, V.K.; Jariwala, D.; Kim, I.S.; Chen, K.-S.; Marks, T.J.; Lauhon, L.J.; Hersam, M.C. Gate-tunable memristive phenomena mediated by grain boundaries in single-layer MoS₂. Nat. Nanotechnol. 2015, 10, 403–406. https://doi.org/10.1038/NNANO.2015.56.
- 69. Zhu, X.; Li, D.; Liang, X.; Lu, W.D. Ionic modulation and ionic coupling effects in MoS2 devices for neuromorphic computing. *Nat. Mater.* **2019**, *18*, 141–148. https://doi.org/10.1038/s41563-018-0248-5.
- 70. Wang, H.; Yu, T.; Zhao, J.; Wang, S.; Yan, X. Low-power memristors based on layered 2D SnSe/graphene materials. *Sci. China Mater.* 2021, *64*, 1989–1996. https://doi.org/10.1007/s40843-020-1586-x.
- 71. Bez, R.; Camerlenghi, E.; Modelli, A.; Visconti, A. Introduction to flash memory. *Proc. IEEE* 2003, 91, 489–502. https://doi.org/10.1109/JPROC.2003.811702.
- 72. Zhang, F.; Zhang, H.; Krylyuk, S.; Milligan, C.A.; Zhu, Y.; Zemlyanov, D.Y.; Bendersky, L.A.; Burton, B.P.; Davydov, A.V.; Appenzeller, J. Electric-field induced structural transition in vertical MoTe2- and Mo1–xWxTe2-based resistive memories. *Nat. Mater.* 2018, *18*, 55–61. https://doi.org/10.1038/s41563-018-0234-y.
- Yang, H.; Xiao, M.; Cui, Y.; Pan, L.; Zhao, K.; Wei, Z. Nonvolatile memristor based on heterostructure of 2D room-temperature ferroelectric α-In2Se3 and WSe2. *Sci. China Inf. Sci.* 2019, *62*, 220404. https://doi.org/10.1007/s11432-019-1474-3.
- 74. Zhang, C.; Zhou, H.; Chen, S.; Zhang, G.; Yu, Z.G.; Chi, D.; Zhang, Y.-W.; Ang, K.-W. Recent progress on 2D materials-based artificial synapses. *Crit. Rev. Solid State Mater. Sci.* 2022, 47, 665–690. https://doi.org/10.1080/10408436.2021.1935212.
- 75. Nishitani, Y.; Kaneko, Y.; Ueda, M.; Morie, T.; Fujii, E. Three-terminal ferroelectric synapse device with concurrent learning function for artificial neural networks. *J. Appl. Phys.* **2012**, *111*, 124108. https://doi.org/10.1063/1.4729915.
- Zhu, L.Q.; Wan, C.J.; Gao, P.Q.; Liu, Y.H.; Xiao, H.; Ye, J.C.; Wan, Q. Flexible Proton-Gated Oxide Synaptic Transistors on Si Membrane. ACS Appl. Mater. Interfaces 2016, 8, 21770–21775. https://doi.org/10.1021/ACSAMI.6B05167.
- Kalita, H.; Krishnaprasad, A.; Choudhary, N.; Das, S.; Dev, D.; Ding, Y.; Tetard, L.; Chung, H.-S.; Jung, Y.; Roy, T. Artificial Neuron using Vertical MoS2/Graphene Threshold Switching Memristors. *Sci. Rep.* 2019, *9*, 53. https://doi.org/10.1038/s41598-018-35828-z.
- 78. Wang, S.; Chen, C.; Yu, Z.; He, Y.; Chen, X.; Wan, Q.; Shi, Y.; Zhang, D.W.; Zhou, H.; Wang, X.; et al. A MoS2/PTCDA Hybrid Heterojunction Synapse with Efficient Photoelectric Dual Modulation and Versatility. *Adv. Mater.* 2018, 31, e1806227. https://doi.org/10.1002/adma.201806227.
- 79. Paul, T.; Ahmed, T.; Tiwari, K.K.; Thakur, C.S.; Ghosh, A. A high-performance MoS₂ synaptic device with floating gate engineering for neuromorphic computing. 2D Mater. **2019**, *6*, 045008. https://doi.org/10.1088/2053-1583/AB23BA.
- Yao, Y.; Huang, X.; Peng, S.; Zhang, D.; Shi, J.; Yu, G.; Liu, Q.; Jin, Z. Reconfigurable Artificial Synapses between Excitatory and Inhibitory Modes Based on Single-Gate Graphene Transistors. *Adv. Electron. Mater.* 2019, *5*, 1800887. https://doi.org/10.1002/AELM.201800887.
- Tian, H.; Guo, Q.; Xie, Y.; Zhao, H.; Li, C.; Cha, J.J.; Xia, F.; Wang, H. Anisotropic Black Phosphorus Synaptic Device for Neuromorphic Applications. *Adv. Mater.* 2016, 28, 4991–4997. https://doi.org/10.1002/ADMA.201600166.
- Rehman, S.; Khan, M.F.; Rahmani, M.K.; Kim, H.; Patil, H.; Khan, S.A.; Kang, M.H.; Kim, D.-K. Neuro-Transistor Based on UV-Treated Charge Trapping in MoTe₂ for Artificial Synaptic Features. *Nanomaterials* 2020, 10, 2326. https://doi.org/10.3390/nano10122326
- Kumar, A.; Viscardi, L.; Faella, E.; Giubileo, F.; Intonti, K.; Pelella, A.; Sleziona, S.; Kharsah, O.; Schleberger, M.; Di Bartolomeo, A. Temperature dependent black phosphorus transistor and memory. *Nano Express* 2023, *4*, 014001. https://doi.org/10.1088/2632-959X/ACBE11.
- Intonti, K.; Faella, E.; Viscardi, L.; Kumar, A.; Durante, O.; Giubileo, F.; Passacantando, M.; Lam, H.T.; Anastasiou, K.; Craciun, M.F.; et al. Hysteresis and Photoconductivity of Few-Layer ReSe₂ Field Effect Transistors Enhanced by Air Pressure. *Adv. Electron. Mater.* 2023, *9*, 2300066. https://doi.org/10.1002/AELM.202300066.
- 85. Dodda, A.; Trainor, N.; Redwing, J.M.; Das, S. All-in-one, bio-inspired, and low-power crypto engines for near-sensor security based on two-dimensional memtransistors. *Nat. Commun.* **2022**, *13*, 3587. https://doi.org/10.1038/s41467-022-31148-z
- Dodda, A.; Jayachandran, D.; Pannone, A.; Trainor, N.; Stepanoff, S.P.; Steves, M.A.; Radhakrishnan, S.S.; Bachu, S.; Ordonez, C.W.; Shallenberger, J.R.; et al. Active pixel sensor matrix based on monolayer MoS2 phototransistor array. *Nat. Mater.* 2022, 21, 1379–1387. https://doi.org/10.1038/s41563-022-01398-9.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.