Non-Inverting Quadratic Buck–Boost Converter with Common Ground Configuration for Supercapacitor Applications

Mohammad Suhail Khan 1, Chang-Hua Lin 1,*, Javed Ahmad 1, Adil Sarwar 2, Mohd Tariq 2, and Shabana Urooj 3, *

1 Department of Electrical Engineering, National Taiwan University of Science and Technology, No. 43, Keelung Rd., Sec. 4, Da’an Dist., Taipei City 10607, Taiwan
2 Department of Electrical Engineering, ZHCET, Aligarh Muslim University, Aligarh 202002, Uttar Pradesh, India
3 Department of Electrical Engineering, College of Engineering, Princess Nourah bint Abdulrahman University, P.O. Box 84428, Riyadh 11671, Saudi Arabia
* Correspondence: link@mail.ntust.edu.tw (C.-H.L.); smurooj@pnu.edu.sa (S.U.)

Abstract: This article presents a novel buck–boost converter-based topology suitable for supercapacitors and grid-connected solar PV system applications. The proposed converter can handle a wide range of voltage variations at the input side, making it ideal for extracting most of the energy from supercapacitors or a solar PV system connected to the input side of the converter. The output voltage of the converter is non-inverting which makes the control easier. The design of passive components, continuous mode operation, and discontinuous mode operation are all thoroughly discussed. A low-power hardware prototype of three hundred watts is developed and tested in the laboratory to validate the theoretical aspects of the converter.

Keywords: wide range converter; buck–boost; supercapacitor; non-inverting; DC–DC; continuous current

1. Introduction

The advancement in the field of renewable energy sources and the development of power electronic converters have been constantly increasing over the past decade. DC–DC converters have numerous applications, including solar photovoltaic applications, battery chargers, medical instruments, high-voltage DC systems, electrical vehicles, and many others [1–5]. As we all know that the output of solar PV converters varies widely, for maintaining the constant output voltage under varying insolation and load conditions high-performance DC–DC converters play a very important role. High-gain power converters are also used in HVDC transmission lines [6,7]. Some of the applications of the DC–DC converter are presented in Figure 1. There are several significant technical advantages and areas of application of these converters. They have a simple structure, a wide range of input/output voltage, high efficiency, and acceptable power density. They also have some disadvantages such as a higher number of switches, and high switching frequency due to which electromagnetic interference occurs. They are costly, a complex control system is required, and they are difficult to manufacture. Buck converters are only capable of decreasing the output voltage and have a narrow duty ratio window which limits the high step-down applications. Similarly, boost converters are only capable of step-up applications and are not advisable to use at a very high duty ratio. The effect of non-idealities is dominant at high duty ratios, and the output voltage of the converter begins to decrease after a certain value of high duty ratio [8].

When the buck and boost modes are not able to support the output voltage, the buck–boost mode is activated and functions as a combination of both. Nowadays, there are several schematics of DC–DC converters that are available for electric vehicles and renewable energy systems.
energy applications. These are based on various advanced switch-mode power supplies, one of which is the DC–DC buck–boost converter [9,10]. To improve the overall efficiency of some systems, supercapacitors are used with batteries as a combination in many instances such as in hybrid electric vehicles, energy storage power stations, and many more. As compared with other energy storage devices, supercapacitors have several advantages such as fast charge and discharge capabilities, high power density, longer life, ease of work in any environment [11–13], very low leakage current, and being maintenance-free. Supercapacitor-based systems are highly efficient for fluctuating loads and regenerative braking. The energy stored in a supercapacitor is directly proportional to the square of the voltage across the capacitor. To utilize as much of this energy as possible, a wide input voltage range converter is required. In this research article, a novel, non-inverting, wide input voltage range buck–boost converter is proposed as presented in Figure 2.

Figure 1. Applications of the DC–DC converters.

Figure 2. Proposed converter.

2. Proposed Converter

The proposed converter is unidirectional, therefore it can be used for applications where regenerative braking is not required. This converter is suitable for drones having supercapacitors in combination with batteries. This converter could be used to provide extra energy to the motors during heavy load conditions, such as starting the motor, or a strong wind blowing in the opposite direction of the drone. The proposed converter comprises two MOSFETs (S1 and S2), two inductors (L1 and L2), four capacitors (C1, C2, C3, and C4), and four diodes (D1, D2, D3, and D4) and the converter is set to switch at a high switching frequency fs. This circuit has the advantage of having only two switches (S1 and S2) operated together, that is, the same control signal is used to control the converter output with lower complexity, continuous input current, and engaging energy with a single input DC source. The proposed buck–boost converter is able to provide a non-inverting output voltage.

2.1. Continuous Conduction Mode of Operation CCM

For the continuous conduction mode of operation, the current in both inductors must be continuous. Figure 3 displays the current waveforms for the inductors and the voltage waveforms for the capacitors for the continuous mode of conduction. Based on switching
signals, there are two modes of operation. The first is the switch ON mode of operation, and the second is the switch OFF mode of operation. Since both switches (S1 and S2) are operated simultaneously, they both are turned ON and OFF at the same time. Therefore, both switches require the same switching signal to operate.

2.1. Continuous Conduction Mode of Operation CCM
For the ... the KVL equations for the first mode of operation:

\[ V_{L1} = V_{in}, \]  
\[ V_{L2} = V_{C3} - V_{C2}, \]  
\[ V_{in} = V_{C1} + V_{C2} - V_{C3}. \]  

Figure 3. Related waveforms for the passive components in CCM.

2.1.1. Switch ON Mode of Operation

When the switches are turned on, diode D3 conducts while the other three diodes are reverse biased, i.e., diodes D1, D2, and D4 do not conduct. When both the switches are conducting, the energy from the source is transferred to both the inductors and the current of the inductors increases. Figure 4 represents the equivalent circuit diagram for the first mode of operation. Below are the KVL equations for the first mode of operation:

\[ V_{L1} = V_{in},\]  
\[ V_{L2} = V_{C3} - V_{C2}, \]  
\[ V_{in} = V_{C1} + V_{C2} - V_{C3}. \]  

Figure 4. Switch ON mode of operation.
2.1.2. Switch OFF Mode of Operation

The energy stored in the passive components is transferred to the load during the second mode of operation when both switches are turned off. Except for diode D3, which is reverse biased as shown in Figure 5, all of the diodes are conducting. The KVL equations for the switch OFF mode of operation are as follows.

\[ V_{L1} = V_{in} - V_{C1}, \]  
\[ V_{L2} = -V_{C2}, \]  
\[ V_O = V_{C2} + V_{C3}. \]  

Put the principle of voltage-second balance in the inductor L1.

\[ \int_0^T V_{L1}(t) \, dt = 0 \]  
\[ V_{in}DT + (V_{in} - V_{C1})(1 - D)T = 0 \]  
\[ V_{C1} = \frac{V_{in}}{1 - D} \]  

Now put in the principle of voltage-second balance in the inductor L2.

\[ \int_0^T V_{L2}(t) \, dt = 0 \]  
\[ (V_{C1} - V_{in})DT - V_{C2}(1 - D)T = 0 \]  
\[ V_{C2} = \frac{V_{in}D^2}{(1 - D)^2} \]  

The voltage across capacitor C2 is given by Equation (12), by solving Equations (3), (9), and (12). The voltage across capacitor C3 and the output voltage gain can be calculated as follows.

\[ V_{C3} = \frac{V_{in}D}{(1 - D)^2} \]  
\[ \frac{V_O}{V_{in}} = \frac{D(1 + D)}{(1 - D)^2} \]  

The output voltage is non-inverting and quadratic, as shown by Equation (14), and the input and output ports share a common ground, making control of the converter easier. Theoretically, when the duty ratio is less than 1/3, the proposed converter operates in buck mode; otherwise, it operates in boost mode.
2.1.3. Selection of Passive Components

The size of the passive components depends on the switching frequency, output load, and duty ratio. As the switching frequency increases, the size of these components decreases. During the second mode of operation, the average current flowing through inductor L1 is the same as the average current flowing through capacitor C1. The minimum required inductance for inductor L1 for the continuous mode of conduction is shown by Equation (16).

\[
L_1 = I_{C1(OFF)} = \frac{V_O(1+D)}{R(1-D)^2} \tag{15}
\]

\[
L_1 \geq \frac{R(1-D)^4}{2(1+D)^2 f_s} \tag{16}
\]

During the first mode of operation, the capacitors C2 and C3 are in series, therefore the same current is passing through them in the first mode of operation. To satisfy the current-second balance for both capacitors, the same value of average current should pass each of them during the second mode of operation as well. The average current through inductor L2 is given by Equation (17) and the minimum inductance required for inductor L2 for the continuous mode of conduction is given by Equation (18).

\[
I_{L2} = 2I_{C2(OFF)} = 2I_{C3(OFF)} = \frac{2V_O}{R(1-D)} \tag{17}
\]

\[
L_2 \geq \frac{RD(1-D)^2}{4(1+D)f_s} \tag{18}
\]

The selection of the capacitors could be carried out based on the permissible ripple in the voltage across them as well as the magnitude of the voltage across the capacitor. Therefore, the selection of a capacitor should be carried out by considering a range of the duty ratio so that the selected capacitor does not burst, that is, the voltage rating of the capacitor should be high enough to support the maximum voltage across it. The value of the capacitance of each capacitor could be calculated as follows:

\[
C_1 = \frac{V_O(1+D)}{Rf_s \Delta V_{C1}} = \frac{V_{in}D(1+D)^2}{Rf_s \Delta V_{C1} (1-D)^2} \tag{19}
\]

\[
C_2 = \frac{V_O}{Rf_s \Delta V_{C2}} = \frac{V_{in}D(1+D)}{Rf_s \Delta V_{C2} (1-D)^2} \tag{20}
\]

\[
C_3 = \frac{V_O}{Rf_s \Delta V_{C3}} = \frac{V_{in}D(1+D)}{Rf_s \Delta V_{C3} (1-D)^2} \tag{21}
\]

\[
C_4 = \frac{V_O D}{Rf_s \Delta V_{C4}} = \frac{V_{in}D^2(1+D)}{Rf_s \Delta V_{C4} (1-D)^2} \tag{22}
\]

2.2. Discontinuous Conduction Mode of Operation (DCM)

Before completing the second mode of operation as described in the previous section, the converter switches to discontinuous conduction mode when either all or any of the inductor currents reach zero. There are two inductors in the proposed converter, therefore there are three possible conditions of discontinuity. For each condition, there are equivalent circuits which are presented in Figure 6.
\[ V_{C3} = \frac{V_{in} D_1}{D_2} + \frac{V_{in} D_1^2}{D_2 D_3} \]

\[ \left( \frac{V_O}{V_{in}} \right)_{DCM} = \frac{D_1 (D_2 + 2D_1)}{D_2 D_3} \]

Figure 6. Equivalent circuit for DCM: (a) L1 enters DCM, (b) L2 enters DCM, (c) L1 and L2 both enter DCM.

Figure 7 shows the voltage and current waveforms of DCM inductors, and the voltage gain can be calculated as follows.
3. Comparison with Other Buck–Boost Topologies

Table 1 compares some existing buck–boost topologies with the proposed converter. The comparison takes into account the number of components, output voltage gain, and voltage stress across the power switches. The primary factor that distinguishes the proposed converter from other topologies presented in [14–18] is the input current which is continuous in the case of the proposed converter. Applications using renewable energy, particularly solar PV energy-producing systems, are well suited to the continuous input current. Contrary to the converters presented in [16–19], the output voltage of the proposed converter is non-inverting in nature and has a common ground with the input which is more desirable for the implementation of the controls. The voltage gain of the proposed converter is compared with the other topologies and presented in Figure 8a. The voltage-boosting capabilities of the proposed converter are slightly lower than the topology presented in [19]. However, compared to the design described, the proposed topology is better because it provides non-inverting output voltage and lower voltage stress across the second switch as shown in Figure 8b.

Table 1. Comparison with other buck–boost topologies.

<table>
<thead>
<tr>
<th>Topology</th>
<th>[14]</th>
<th>[15]</th>
<th>[20]</th>
<th>[21]</th>
<th>[16]</th>
<th>[17]</th>
<th>[18]</th>
<th>[22]</th>
<th>[19]</th>
<th>Proposed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Components</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switches</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Inductors</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Capacitors</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>2</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>12</td>
<td>14</td>
<td>10</td>
<td>12</td>
</tr>
<tr>
<td>Voltage gain ($V_{o}/V_{in}$)</td>
<td>$\frac{D}{(1-D)^4}$</td>
<td>$(\frac{D}{(1-D)^4})^2$</td>
<td>$(\frac{D}{(1-D)^4})^2$</td>
<td>$(\frac{D}{(1-D)^4})^2$</td>
<td>$\frac{D(2-D)}{(1-D)^7}$</td>
<td>$\frac{D(2-D)}{(1-D)^7}$</td>
<td>$\frac{3D}{1-D^7}$</td>
<td>$\frac{3D}{1-D^7}$</td>
<td>$\frac{2D}{(1-D)^7}$</td>
<td>$\frac{D(1-D)}{(1-D)^7}$</td>
</tr>
<tr>
<td>Voltage gain $= 1$, $D=$</td>
<td>0.38</td>
<td>0.5</td>
<td>0.5</td>
<td>0.5</td>
<td>0.29</td>
<td>0.29</td>
<td>0.25</td>
<td>0.25</td>
<td>0.27</td>
<td>0.33</td>
</tr>
<tr>
<td>Switch voltage stress ($V_{S}/V_{in}$)</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
<td>$\frac{1}{1-D}$</td>
</tr>
<tr>
<td>Continuous input current</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Non-inverting output voltage</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
Voltage gain 
(VO/Vin) 
0.1 0.2 0.3 0.4 0.5 0.6 0.7
0 5 10 15 20
Duty Ratio
(a)

Voltage Stress Vs/Vin
Duty Ratio
(a) [Proposed, 14-22]-S1
[Proposed, 15-19]-S2
[Proposed, 15-22]-S2
(b)

Figure 8. Comparison with other converters: (a) voltage gain, (b) switch voltage stress.

4. Hardware Verification

A 300 W hardware prototype is developed and put to the test to evaluate the efficiency of the proposed converter (see Figure 9). Table 2 contains the design specifications and components. The calculated value of capacitances is the minimum value required for maintaining the ripple below the desired value. The higher values of the capacitances are taken in our prototype just to ensure that the ripple is reduced further. We need to consider the voltage rating of the capacitor as well to prevent the breakdown of the capacitor, so a higher voltage rating is selected for C2 and C3 as compared to C1. To test the developed hardware prototype, a pwm pulse of the required duty ratio is generated by using microcontroller STM32, Nucleo H743ZI2 and targeted to the gate driver circuit. An extra power DC power source with two isolated voltage regulator ICs (MCWI03-48S15) is used to run both switches. The duty ratio is set at 0.2 with a frequency of 50 kHz and a load resistance of 150 ohms to examine the buck mode of operation. The measured waveforms are shown in Figure 10, and the output voltage is 18.8 V as shown in Figure 10a, which is slightly higher than the theoretical voltage of 18 V. Figure 10b shows the measured test results for the voltage stress across the power switches, and the measured and the calculated voltage stress across the switches are almost equal. Due to the low output power and large ripple in the inductor current $I_{L1}$, the inductor is working in boundary conditions as presented in Figure 10d, and if the duty ratio is reduced further the converter would possibly come to DCM. The duty ratio is set to 0.4 and 0.6 for the boost mode of operation, with a fixed load resistance of 300 ohms.

Figure 9. (a) Hardware prototype, (b) testing setup.
Table 2. Hardware design parameters.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Specification/Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>( V_{\text{in}} = 48 \text{ V} )</td>
</tr>
<tr>
<td>Maximum power</td>
<td>( P_{\text{max}} = 300 \text{ W} )</td>
</tr>
<tr>
<td>Load resistance</td>
<td>( R = 150 - 300 \Omega )</td>
</tr>
<tr>
<td>Inductors</td>
<td>( L_1 = 500 \mu\text{H}, L_2 = 300 \mu\text{H} )</td>
</tr>
<tr>
<td>Capacitors</td>
<td>( C_1 = 220 \mu\text{F}/100 \text{ V}, C_2 = 100 \mu\text{F}/250 \text{ V}, C_3 = 100 \mu\text{F}/450 \text{ V} )</td>
</tr>
<tr>
<td>Mosfet (S1, S2)</td>
<td>SPW52N50C3, 560 V, 52 A, 0.07 \Omega</td>
</tr>
<tr>
<td>Diodes (D1–D4)</td>
<td>CMPFCD86-600V, ( I_F = 8 \text{ A} ), ( V_F = 1.5 \text{ V} )</td>
</tr>
<tr>
<td>Microcontroller</td>
<td>STM32, Nucleo H743ZI2</td>
</tr>
<tr>
<td>Gate driver IC</td>
<td>TLP250H</td>
</tr>
<tr>
<td>Voltage regulator IC</td>
<td>MCWI03-48S15</td>
</tr>
<tr>
<td>Power supply IC</td>
<td>Chroma programmable DC supply, 6210OH-600S</td>
</tr>
<tr>
<td>Load</td>
<td>Chroma programmable electronic load simulator</td>
</tr>
</tbody>
</table>

Figure 10. Hardware results for buck mode at a duty ratio of 0.2.

The various measured waveforms for the duty ratio of 0.4 are shown in Figure 11. The measured output voltage is 75.7 V and the voltage stress is 74 V and 53 V, respectively, for the switches S1 and S2. The test results at a duty ratio of 0.6 are shown in Figure 12. The measured output voltage is 284 V which is 4 V less than the calculated value. The results are summarized in Table 3.
Table 3. Hardware test results.

<table>
<thead>
<tr>
<th>Duty Ratio</th>
<th>Measured Voltage (Volt)</th>
<th>Calculated Voltage (Volt)</th>
<th>Output Voltage Error</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VO</td>
<td>VDS1</td>
<td>VDS2</td>
</tr>
<tr>
<td>0.2</td>
<td>18.8</td>
<td>63</td>
<td>18</td>
</tr>
<tr>
<td>0.4</td>
<td>75.7</td>
<td>74</td>
<td>53</td>
</tr>
<tr>
<td>0.6</td>
<td>284</td>
<td>120</td>
<td>178</td>
</tr>
</tbody>
</table>

\(V_O\) is the output voltage, \(V_{DS}\) is the switch voltage stress, \(V_D\) is the diode voltage and \(V_{in}\) is the input voltage.

Figure 11. Hardware results for boost mode at a duty ratio of 0.4.

Figure 12. Hardware results for boost mode at a duty ratio of 0.6.
The measured efficiency of the proposed converter is presented in Figure 13. The boost mode of operation has a maximum efficiency of 93.2%, while the buck mode of operation provides a minimum efficiency of 89.8%.

![Figure 13. Efficiency versus output power of the proposed converter.](image)

5. Conclusions

In this article, a non-isolated buck-boost converter with non-inverting output voltage is proposed. A detailed steady-state analysis is performed, and a hardware prototype is developed which verifies the theoretical aspects of the converter. The proposed converter is suitable for supercapacitors and renewable energy applications because it can operate with a wide range of voltage and continuous input currents. The developed prototype presented in this article looks bulky and large because it is developed for testing purposes only. For actual application, the weight and size of the converter can be reduced to a very small size by using high-frequency components such as SiC switches. For aerospace applications, it is recommended to use high-frequency components as the weight of the converter is also added to the overall system.

**Author Contributions:** Conceptualization, M.S.K. and J.A.; Formal analysis, M.S.K., J.A., A.S. and M.T.; Funding acquisition, C.-H.L. and S.U.; Investigation, M.S.K. and J.A.; Methodology, M.S.K., J.A., A.S. and M.T.; Supervision, C.-H.L., A.S. and M.T.; Validation, M.S.K., J.A., A.S. and M.T.; Writing—original draft, M.S.K. and J.A.; Writing—review and editing, C.-H.L., A.S., M.T. and S.U. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research is funded by Princess Nourah bint Abdulrahman University Researchers Supporting Project (number PNURSP2022R79), Princess Nourah bint Abdulrahman University, Riyadh, Saudi Arabia.

**Data Availability Statement:** Not applicable.

**Acknowledgments:** Princess Nourah bint Abdulrahman University Researchers Supporting Project (number PNURSP2022R79), Princess Nourah bint Abdulrahman University, Riyadh, Saudi Arabia.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**