A Droop-Controlled Interlink Converter for A Dual DC Bus Nanogrid with Decentralized Control

Ahmad M. A. Malkawi 1,*, Ayman AL-Quraan 2 and Luiz A. C. Lopes 3

1 Mechatronics Engineering Department, Engineering Faculty, The University of Jordan, Amman 11942, Jordan
2 Electrical Power Engineering Department, Hijjawi Faculty for Engineering Technology, Yarmouk University, Irbid 22163, Jordan; aymanqran@yu.edu.jo
3 Department of Electrical and Computer Engineering, Concordia University, Montreal, QC H4B 1R6, Canada; luiz.lopes@concordia.ca
* Correspondence: ah.malkawi@ju.edu.jo

Abstract: This paper proposed a dual DC bus nanogrid with 380 V and 48 V buses and allows the integration of distributed energy resources on two buses. The proposed system employs an interlink converter to enable power sharing between the buses. The integration of distributed energy resources has been found to enhance the reliability of the low-voltage bus in comparison to those that lack such integration. The integration process requires the introduction of a new V-I curve for the interlink converter within a DC nanogrid controlled by DC bus signaling and droop control. Furthermore, selecting a power electronics converter for the interlink converter is essential. This paper employs a dual active bridge with galvanic isolation as an interlink converter and proposes a control strategy for the converter that relies on DC bus signaling and droop control. Moreover, this control methodology serves the purpose of preventing any detrimental impact of the interlink converter on the DC buses through the reprogramming of the V-I curve. Subsequently, the suggested control methodology underwent simulation testing via MATLAB/Simulink, which included two different test categories. Initially, the DAB was evaluated as an interlink converter, followed by a comprehensive assessment of the interlink converter in a complete dual DC bus nanogrid. The results indicate that the DAB has the potential to function as an interlink converter while the suggested control approach effectively manages the power sharing between the two buses.

Keywords: distributed energy resources; dual DC bus nanogrid; nanogrid; interlink; PV system; battery converter; droop control; DC bus signaling

1. Introduction

Integrating renewable energy sources (RESs) at the distribution levels is a promising alternative for reducing the environmental impact of conventional fossil-fuel-based sources and the need for building new transmission lines to bring power from large plants far away from consumer centers. However, the stochastic nature of RESs and their variable power generation can lead to power quality issues in the distribution system. One way around this is to associate them with energy storage units and controllable loads, which could be controlled as a cluster or a “microgrid”. For that, one needs detailed information about the state and operating conditions to be sent timely to the grid interfaces of generation and storage units, which must be fast acting and reliable. This is achieved with sophisticated information and communication technology (ICT) and modern power electronic converters [1–4]. The microgrids study has focused on distribution feeders and neighborhoods with medium-sized power plants, 100’s kW [4–6]. The microgrids concept enables the distributed energy resources (DERs), which include power sources, energy storage units, and controllable loads, to operate in islanding mode following a power grid...
failure [2,5,7]. This is done by dynamically decoupling the microgrids from the utility grid using a full-power bidirectional converter. This grid tie or interface converter can be used as an energy control center [7]. This concept can be extended for smaller units, 10 s of kW, for a residence. The future smart homes are envisioned to be net-zero energy homes (NZEH). These are homes with net-zero energy consumption, meaning that the total energy they use annually is nearly equal to the amount of energy they produce, ideally with RESs [8–10]. To be able to operate autonomously, at least for some time, they should present not only generation as well as storage units and controllable loads which, with a suitable control structure, can be seen as a “nanogrid”. Nanogrids can be based on AC or DC distribution [7,11].

In order to connect RESs, plug-in hybrid electric vehicles, and storage units to an AC nanogrid, power electronics converters of the DC to AC type are used. Unidirectional power electronic converters are employed for power sources such as PV and wind turbines. In the case of PV, the required DC–AC converter usually consists of two stages: A step-up (boost) DC–DC converter and a single or three-phase DC–AC converter [7,12,13]. Two-stage converters, now bidirectional, connect energy storage units, usually batteries, to an AC nanogrid [12–14]. In AC nanogrids, the DC–AC converters are responsible for voltage and frequency regulation of the AC bus in islanding (stand-alone) and grid-connecting modes [15,16]. For distributed energy sources, energy storage units, and controllable loads in a nanogrid, a DC bus leads to the most straightforward interconnection scheme [7,17]. Compared to the AC distribution, the DC distribution does not require frequency or phase control. Another aspect of the AC distribution is controlling the reactive power [18]. In addition, DC–DC interfaces have higher efficiency and reliability [7,17,19–21].

Furthermore, DC has lower distribution losses, lower cost of conductors for the same power, and does not use bulky transformers leading to cost and volume reduction [7,17,22]. In addition to that, a DC nanogrid should employ a DC–AC converter to serve as the interface to a conventional AC distribution feeder/neighborhood. It should offer the desirable capability of dynamically decoupling the DC nanogrid from the AC utility grid. Therefore, the future residential electrical system of an NZEH could very well be based on DC distribution [7].

One key aspect that remains unclear is the voltage level that should be adopted. According to the IEC, extra low voltage (ELV) DC presents a magnitude of less than 120 V and a lower risk of electrical shock. However, relatively high currents are required to supply kW loads, leading to high distribution losses and conductors. The 48 V DC is a standard telecom voltage level [7,23,24]. The following higher voltage category is the low voltage (LV) magnitudes between 120 V and 1500 V. Higher voltages lead to lower currents for a given power demand but this might complicate the design of the DC protection system and require power interfaces with significant voltage gains. The 380 V DC level matches the industry-standard intermediate DC voltage [7,25]. One option that industry associations have considered and proposed is using two voltage levels (buses). The Emerge Alliance [26,27] advocates using a 24 V, mainly to comply with current LED technology for lighting, and a 380 V for other loads. However, in order to be able to supply other small loads, the use of a 48 V, which is also considered for mild-hybrid vehicles, will be selected.

In the Emerge Alliance scheme, power sources and storage units are connected to the 380 V bus, and a step-down unidirectional DC–DC converter is used to supply the 24 V lighting bus. One issue of concern is the reliability of the 24 V, which will be de-energized if either the 24 V bus interface fails or the 380 V bus is not operational. The dual DC bus nanogrid considered in this paper presents power sources and energy storage units in both DC buses and a bidirectional “interlink” converter/interface to allow power flow from one bus to the other and, indirectly, from the 48 V bus to the AC utility grid, assuming that a 380 V DC to AC grid interface is present and operational. A simplified Dual DC buses nanogrid is shown in Figure 1. One can see that the RESs (solar energy) and
electrical storage systems (batteries) are connected to both DC buses. The first can employ a unidirectional converter but the second requires a bidirectional one. A bidirectional DC–AC converter connects the utility grid to the HV DC bus. A bidirectional interlink converter allows the power flow between the two DC Buses.

**Figure 1.** Dual DC Bus Nanogrid.

In terms of research and development of the interlink converter, one should select a suitable power topology with rated voltages of 48 V:380 V, a modulation/control scheme, as well as define an appropriate control strategy (V-I curve) for the interlink converter to operate with DC bus signaling (DBS). The latter should be done in a way as to not interfere with the conventional approach of managing power and energy in a single-bus DC nanogrid. It should be noted that although 48 V and 380 V, as stated before, are ELV and LV, they would be called LV side and HV side, respectively, in this work.

This paper introduces a nanogrid system with dual DC buses, namely a low voltage (48 V) bus and a high voltage (380 V) bus, which are interconnected through an interlink converter responsible for managing the power flow between them. The buses at the booth are equipped with various resources such as renewable energy sources (RESs), storage systems, and load. Furthermore, the paper proposes V-I curves for the power interfaces that manage the power sharing in decentralized control of the dual DC bus nanogrid through DC bus signaling and droop control. The present paper introduces a control strategy for the interlink converter to enhance the power balance of the two buses. Additionally, the authors analyze the small signal model of the dual active bridge in its capacity as an interlink converter. The authors validated the proposed dual DC bus nanogrid through simulation results utilizing MATLAB/Simulink.
2. Power Control and Current Sharing in a Single DC Bus Nanogrid

A conventional single-bus DC nanogrid can be decentralized with a hierarchical structure with DC bus signaling (DBS) and droop control used at the primary level [7,13,28–32]. In addition, adaptive droop control could be used to improve the power sharing for parallel DC–DC converters [33]. This work does not consider the secondary and tertiary levels, which require a communication means for energy management. Thus, with fixed parameters for the primary control level, the DC bus voltage will vary in a small range around the rated voltage, as defined by the V-I curves of the DERs. DBS uses the DC bus voltage as the communication link to coordinate the operation of DERs in a decentralized way. With droop control, the current (power) injected by each DER in the DC nanogrid depends on its threshold voltage ($V_{\text{th}}$), where the injected current is zero, and its droop slope/factor ($R_d$) is shown in (1). The latter determines how the injected current varies as a function of grid voltage variations.

$$I_{DC} = \left( V_{NL} - V_{DC} \right) \frac{1}{R_d}$$  \hspace{1cm} (1)

where;

$$R_d = \frac{\Delta V_{DC}}{\Delta I_{DC}}$$ \hspace{1cm} (2)

Figure 2 shows the V-I curves of the standard components found in a DC nanogrid with a proposed set of parameters [7,13,30]. The DC–AC grid converter is discussed first. When the DC bus voltage is between 390 V and 370 V, the converter operates in droop mode with a droop constant (slope) $R_d$. Otherwise, it operates in current-limiting mode, with the DC–AC converter absorbing rated current for $V_{DC} > 390$ V and supplying for $V_{DC} < 370$ V. Its threshold, or no-load, voltage is the rated voltage of the DC bus: 380 V. That is to say that at this voltage, the current and power flowing through the converter is zero. The values of the threshold voltage and the DC bus voltage determine the power-flow direction. When the DC bus voltage is higher than 380 V but lower than 390 V, power flows from the DC nanogrid into the AC utility grid ($I_b < 0$ A). Conversely, for DC bus voltage lower than 380 V but higher than 370 V, power flows to the DC nanogrid from the AC utility grid ($I_b > 0$ A). The threshold voltage is the main control parameter of this DC–AC converter, which the secondary control level can adjust.

![Figure 2. V-I curves of the high voltage DC bus DERs: Grid Converter, Solar Converter, and Battery Converter.](image-url)

In the case of the RESs, such as the solar converter, the V. vs. I curve usually presents three regions: droop, constant power, and constant current, as shown in Figure 2. It
operates with droop constant $R_d$ for a DC bus voltage between 400 V (threshold voltage) and 390 V when the converter starts to operate in the maximum power point tracking (MPPT) mode with the maximum available power injection. In the concept of DC bus signaling, a higher threshold voltage for the solar converter than the grid converter gives the RESs a higher priority to feed the DC nanogrid demand/load when operating in parallel. The following section will discuss the actual power flow between the solar converter, grid converter, battery, and variable load. For DC bus voltages between 390 V and 360 V, the converter operates in the maximum power point tracking (MPPT) mode injecting virtually constant power for constant solar irradiance (W/m²). The dashed line in this region shows that the solar converter is reprogrammed to operate in MPPT mode, injecting the maximum available power when the solar irradiance decreases from the rated value or the PV panel temperature increases [7]. When the DC bus voltage drops below 360 V, the solar converter operates at the current-limiting mode.

The electrical storage units operate in droop mode, with droop constant $R_d$, when the DC bus voltage is between 380 V and 360 V. Otherwise, it operates in the current-limiting mode, absorbing rated current for $V_{DC} > 380$ V and supplying for $V_{DC} < 360$ V. The storage system usually has the third priority, after the RESs and the utility grid, to feed the load. It has a threshold voltage of 370 V, lower than the other system interfaces. This prevents the electrical storage system from discharging through the utility grid. On the other hand, the electrical storage system is discharged at DC bus voltages less than 370 V.

Concerning power-flow control and energy management in the DC nanogrid, the actual value of the threshold voltage of the power interfaces can be adjusted based on the instantaneous and historical price of energy that could be drawn from or supplied to the utility grid. Long- and/or short-term histories of the local renewable energy generation and the nanogrid load profiles play a role in reprogramming the threshold voltage. In addition, the history of the storage units’ state of charge (SoC) should be considered. To achieve optimal threshold voltage preprogramming, an optimal energy utilization algorithm is used [7]. To implement this algorithm, historical data about the system is needed. The maximum charging and discharging current are based on the battery manufacturer and power-converter ratings. Sometimes, when the SoC drops below 20%, the control will stop the discharging operation mode. On the other hand, the battery will not be charged when it has a SoC greater than 90% [34]. The current limits could be a function of the state of charge (SoC) [7,35–37]. This produces the shaded area in the V-I curve, as shown in Figure 2.

Neglecting the voltage drops between the DER interfaces and the equivalent system load, the DC bus voltage ($V_{DC}$) of a nanogrid operating with DBS and multiple DERs can be determined from the:

$$I_{Load} = \sum_{i=1}^{n} I_{DC,i}$$

where $I_{DC,i}$ are computed according to the V-I curves of the $n$ DERs, with the value of $V_{DC}$, one can then calculate the individual contributions of the DERs from their V-I curves.

3. Power Control of the Interlink Converter

As a conventional single-bus DC nanogrid, the dual DC bus nanogrid could be decentralized with a hierarchical structure based on droop control and DC bus signaling [7,28,29]. In principle, the V-I curves and parameters of the DERs in the LV DC and HV DC buses could be the same as in the case of a single-bus DC nanogrid. For instance, it is assumed that the values of threshold voltages, droop slopes, and current limits for the DERs in the LV bus are proportional to those of the HV side, shown in Figure 2. With the addition of the interlink converter, an opportunity for optimizing the operation of both buses arises in terms of voltage regulation and management of power flow and energy management. For that, a suitable strategy for controlling the power flow of the interlink.
converter is needed. Ideally, it should be based on DBS, considering the voltages of both DC buses, which reflect the power availability in those buses. Considering that the batteries are the weak link in the system since they are not supposed to be over- or undercharged, the control law of the interlink converter must not place unnecessary stress on them. In addition, in terms of managing the system to operate efficiently, having the battery of one bus charge, and the battery of the other should be avoided.

Two control strategies for the interlink converter in a dual DC bus nanogrid, average droop control, and constant-voltage ratio, were presented in [38]. The first determines the power flow between the two buses based on the average value obtained from droop curves of the LV and HV sides. On the other hand, the second employs a PI controller to keep the per-unit voltage ratio constant between the two buses without a V-I curve. Those control strategies can be used for a dual DC bus nanogrid with similar RESs and storage unit participations, but they should not be used when the dual DC nanogrid is connected with the AC utility grid.

This paper presents an alternative approach to control the interlink converter, which is to use, in principle, the same V-I curve of the grid converter of the HV bus. Recall that this is controlled based only on the HV DC bus’s voltage, neglecting the AC bus’s voltage. This is reasonable since the latter is assumed to be much stronger, with more power availability, than the former and can supply/absorb the matching power for/from the HV DC bus. By making the control of the interlink converter based on the voltage of the LV bus only, one does not compromise the ability of the HV bus to operate without stressing its storage units since the grid converter is there to provide/absorb the required matching power.

Therefore, one can use the V-I curves shown in Figure 3 for the interfaces of the LV DC bus. Note that the voltage levels, in terms of pu, are comparable to those employed in the HV DC bus. The voltage range in normal operating conditions varies by about 5% above and below the rated voltage (48 V).

**Figure 3.** Low voltage 48 V DC bus V-I characteristics: Interlink Converter, Solar Converter, and Battery Converter.

Based on the V-I curves in Figure 3, one can say that the LV DC bus battery will not be discharged into the HV DC bus. The LV DC bus is discharged with DC bus voltages less than 46.75 V, and, at this DC bus voltage, power should flow from the HV DC bus to the LV DC bus, according to the interlink converter V-I characteristic. To avoid power flowing from the LV DC bus to the HV DC bus at light load conditions or when the utility grid cannot absorb the excess power, the interlink converter (current) limits should be reprogrammed. They are changed based on the HV DC bus voltage, as shown in Figure 4. In addition, Figure 4 shows that the interlink converter (current) limits are reprogrammed to prevent the HV DC bus battery from discharging into the LV DC bus.
4. Interlink Converter Modeling and Control Design in Dual DC Buses Nanogrid

Figure 5 shows the schematic of a full-bridge isolated bidirectional DC–DC converter called a dual active bridge (DAB) [39–41]. It can provide a high voltage gain using a high-frequency transformer with a small volume and weight. Moreover, the DAB provides galvanic isolation between the two DC buses and there is no need for the circuit breakers to isolate the buses at fault conditions in one of them [42]. There, $V_{LV}$ and $V_{HV}$ are the LV and HV DC bus voltages, respectively, $S_1$ – $S_4$ and $Q_1$ – $Q_4$ are the controllable switches, $n$ is the transformer’s turn ratio, and $L$ is the equivalent leakage inductance of the transformer.

The DAB DC–DC converter is controlled with phase-shift control in this work. There are many types of phase-shift control in the literature [39–41,43]. However, the most common one (and suitable for this application) is the single-phase-shift (SPS) control shown in Figure 6 [31]. All the switches are gated in this control scheme with a 50% duty cycle. $S_1$ and $S_4$ are switched as a pair, complementarily to $S_2$ and $S_3$ in the first full bridge. Likewise, $Q_1$ and $Q_4$ are switched complementarily to $Q_2$ and $Q_3$ in the second HV side bridge. That generates square waveforms, $V_{AC,HV}$ and $V_{AC,LV}$, at the transformer’s terminals. As in traditional AC power-transmission systems, the inductor current’s direction and magnitude can be adjusted by changing the phase shift between the two square waves. This allows the control of the direction and magnitude of the power flow [43–45]. This is achieved with a single control parameter, the phase-shift ratio ($d$), for an actual phase shift ($\pi d$) between $V_{AC,HV}$ and $V_{AC,LV}$.
Figure 5. Full-bridge isolated DC–DC converter (DAB).

The power injected into the LV side of the DC–DC converter in Figure 5 can be expressed as follows for SPS control [39,46]:

\[
P = \frac{n V_{AC, HV} V_{AC, LV}}{2 f_s L} - d(1 - |d|)
\]  

(4)

where \( f_s \) is the switching frequency and \( V_{AC, HV} \) and \( V_{AC, LV} \) are the transformer’s high and low side voltages. By ignoring the voltage loss of the power switch, \( V_{AC, HV} \) could equal \( V_{HV} \) and \( -V_{HV} \) while \( V_{AC, LV} \) could equal \( V_{LV} \) and \( -V_{LV} \). From Equation (4), the power has a maximum value when the phase-shift ratio \( (d) \) is 0.5. Figure 7 shows the power injected by the
48 V bus vs. the phase−shift ratio (d). Power flows from the HV side to the LV side at positive phase shifts (0 < πd < π) and from the LV side to the HV side at negative phase shifts (−π < πd < 0).

![Figure 7](image-url)

**Figure 7.** Power injected by the LV bus vs. phase−shift ratio.

Then, the average value of the current at the LV side (I\(_{dc}\)) is [46]:

\[
I_{dc} = \frac{nV_{AC,HV}}{2f_s}d(-|d|)
\]  

(5)

Therefore, the large signal model for the DAB can be obtained by replacing the two full bridges and the HV voltage with a current source of magnitude given in (5) and the large signal equivalent circuit is shown in Figure 8 [46]. Moreover, the LV DC bus could be modeled using Thevenin’s equivalent circuit with a threshold voltage \(V_{Th,LV}\) and a droop resistance \(R_{dLV}\). Then, the DAB in the dual DC buses nanogrid could be modeled with respect to the LV side in the dual DC nanogrid, as shown in Figure 9.

![Figure 8](image-url)

**Figure 8.** Equivalent circuit of DAB feeding a resistive load.
Figure 9. Equivalent circuit of DAB in dual DC buses nanogrid with respect to LV side.

For the study of the dynamic response of the DAB, the expression for the average value of the current injected in the LV DC bus should be linearized around an operating point, leading to a small signal model as in (6) [46]. However, the injected current $i_{inj}(s)$ as a function of the phase-shift ratio $\bar{d}(s)$ is needed to control the DAB based on the proposed V-I curve. The small signal model for the DAB DC–DC converter with SPS reflected the LV side in the DC nanogrid, assuming that the equivalent threshold voltage of the LV bus ($V_{NL\_LV}$) is constant, is shown in Figure 10.

$$i_{\text{DC}}(s) = \frac{nV_{AC\_HV}}{2f_s L} (1 - 2d) \bar{d}(s)$$

(6)

Then, one gets the following expression for the current injected by the interlink converter into the LV DC bus ($i_{inj}(s)$) as a function of variations in the phase-shift ratio ($\bar{d}(s)$).

$$i_{inj}(s) = \frac{nV_{AC\_HV}(1 - 2d)(R_{d\_LV} + R_{\text{Load}})}{2f_s L (R_{d\_LV} C_{LV} s + R_{d\_LV} + R_{\text{Load}})} \bar{d}(s)$$

(7)

The transfer function of the DAB $G_p(s)$ for the design of the current controller becomes.

$$\frac{i_{inj}(s)}{\bar{d}(s)} = \frac{nV_{AC\_HV}(1 - 2d)(R_{d\_LV} + R_{\text{Load}})}{2f_s L (R_{d\_LV} C_{LV} s + R_{d\_LV} + R_{\text{Load}})}$$

(8)

5. Case Study

As a case study in this work, a DAB, as in Figure 5, is used as an interlink converter with the following parameters: transformer-turns ratio $n = 0.25$, leakage inductance $L =$
300 μH, switching frequency $f_s = 20$ kHz, and HV and LV capacitors $C_{HV} = C_{LV} = 1500$ μF. The LV DC bus is modeled by a Thevenin equivalent with the DC voltage $V_{NL,LV} = 49.25$ V and a droop constant $R_{LV} = 0.289$ Ω. In addition, the HV DC bus is modeled by a Thevenin’s equivalent with the DC voltage $V_{NL,HV} = 390$ V and a droop constant $R_{HV} = 0.289$ Ω. Table 1 summarizes the case-study parameters.

<table>
<thead>
<tr>
<th>The Parameter</th>
<th>The Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Transformer turns ratio ($n$)</td>
<td>0.25</td>
</tr>
<tr>
<td>Leakage inductance ($L$)</td>
<td>300 μH</td>
</tr>
<tr>
<td>Switching frequency ($f_s$)</td>
<td>20 kHz</td>
</tr>
<tr>
<td>HV and LV capacitors ($C_{HV} = C_{LV}$)</td>
<td>1500 μF</td>
</tr>
<tr>
<td>The LV DC bus threshold voltage ($V_{NL,LV}$)</td>
<td>49.25 V</td>
</tr>
<tr>
<td>The LV droop constant ($R_{LV}$)</td>
<td>0.289 Ω</td>
</tr>
<tr>
<td>The HV DC bus threshold voltage ($V_{NL,HV}$)</td>
<td>390 V</td>
</tr>
<tr>
<td>The HV droop constant ($R_{HV}$)</td>
<td>0.289 Ω</td>
</tr>
<tr>
<td>The load resistance ($R_{load}$)</td>
<td>10 Ω</td>
</tr>
</tbody>
</table>

For a load resistance of 10 Ω, the transfer function of the plant becomes:

$$\frac{\tilde{I}_{inj}(s)}{d(s)} = \frac{81.5}{0.004335 s + 10.289}$$

(9)

Then, a PI type-II compensator (10) is designed for a cut-off frequency of $f_x = 240$ Hz [31] and a phase margin $PM = 80^\circ$, as illustrated in the following steps:

Step 1: From the Bode plot of the plant, obtain $|G(f_x)| = 6.7 \equiv 16.5$ dB and $\angle G(f_x) = -32.4^\circ$.

Step 2: Calculate the $\angle(C(f_x))$ and $|C(f_x)|$:

$\angle(C(f_x)) = PM - (180^\circ + \angle G(f_x)) = -67.6^\circ$

$|C(f_x)| = \frac{1}{G(f_x)} = 0.15 \equiv -16.5$ dB

Step 3: Calculate the controller parameters:

Boost: $\Phi(\omega_m) = -90^\circ + \text{boost} \rightarrow \text{boost} = 22.4^\circ$

K factor: $K = \tan\left(\frac{\text{boost}}{2} + 45^\circ\right) = 1.5$

Zeros and Poles:

$Z = \frac{1}{\tau} = \frac{2\pi f_x}{K} \rightarrow \tau = 991$ μs

$P = \frac{1}{T_P} = 2\pi f_x \rightarrow T_P = 443$ μs

Gain: $|C(f_x)| = K_{PI} = 0.15 \equiv -16.5$ dB

The compensator parameters are $\tau = 991$ μs, $T_P = 443$ μs, and $K_{PI} = 0.15$. Figure 11 shows the Bode plot for the plant ($G$), the controller ($C$), and the loop transfer function ($CG$).

$$C(s) = K_{PI} \frac{1 + \tau s}{\tau s(1 + T_P s)}$$

(10)
Figure 11. The Bode plot of the model (G), the controller (C), and the combination (CG).

For the current or power sharing, the interlink converter is controlled with the V-I curve in Figure 3, with threshold voltage $V_{NL,\text{int}} = 48$ V and $R_{\text{dint}} = 0.289$ Ω. The injected current ($I_{\text{inj}}$) from DAB is given by the droop equation (1) in the droop mode or constant at 4.325 A in the current-limiting mode. The control block diagram is shown in Figure 12. The phase-shift PWM control used in this work is realized, as shown in Figure 13. The HV side triangular waveform was shifted by 0.25 duty cycle ($\pi/2$) to allow negative delay using a time delay block. The fixed duty cycle is used to be 0.499 instead of 0.5 to implement a small dead time for the switches.

Figure 12. Control block diagram.
6. Simulation Results

Two simulation results were obtained considering the dual DC bus nanogrid discussed in this paper. The first is to test the DAB as an interlink converter. That can be done by verifying the SPS modulation waveforms described in Figure 6. Then, test the proposed model of the DAB in the DC nanogrid. Finally, test the ability of the interlink converter to direct the power between the two DC buses, as described in Figure 4. The second test is regarding the full dual DC bus nanogrid in Figure 1 and controlling the power and the current sharing with the V-I curve presented in Figures 2 and 3.

6.1. Simulation Results of DAB as Interlink Converter

MATLAB/Simulink is used to simulate the DAB in Figure 5 with the case-study parameter and control loop presented in Section 4. The first is an open loop test to verify the SPS modulation waveforms of the DAB described in Figure 6. Figure 14 shows the gating signals of the LV and HV sides of DAB, the AC voltage at the LV and HV sides of the transformer, and the transformer leakage inductor current at \( d = -0.25 \). The results show that the phase-shift PWM block in Figure 13 works as expected to perform the required modulation for the DAB.

**Figure 13.** Phase-shift PWM block.
The second test is to verify the performance of the control loop of the current injected into the LV bus. Again, the voltages of the LV and HV sides are set at 48 V and 380 V, respectively. The reference current is initially at −1.5 A, then changed in a step to 1.5 A. As shown in Figure 15, the injected current $I_{inj}$ follows the reference signal very well, reaching the steady state at 0.007 s with zero error. The negative injected current $I_{inj}$ sign means that the power flow is from the LV to the HV side, achieved with a negative phase shift. Conversely, a positive injected current $I_{inj}$ means the power flow from the HV side to the LV side, requiring a positive phase shift.
The last test investigates the impact of load variations in both DC buses and the power flow controlled by the interlink converter, according to the proposed droop control scheme, on the LV and HV buses’ voltages. Three cases are considered: first with $370 V < V_{HV} < 390 V$, then with $V_{HV} < 370 V$, and finally with $V_{HV} > 390 V$. As discussed before, the interlink converter is droop-controlled based on the magnitude of the voltage at the LV bus, but for low and high at the HV bus, it should be reprogrammed to prevent worsening the problem of excess surplus or shortage of power in that bus.

Threshold voltages and droop resistances modeled the LV DC bus and HV DC bus. For the LV DC bus, $V_{NL,LV} = 49.25 V$ and $R_{LV} = 0.289 \Omega$, while for the HV DC bus, $V_{NL,HV} = 390 V$ and $R_{HV} = 0.289 \Omega$. In this case, the LV DC bus voltage can be calculated by (11) through the droop Equation (1) with an equivalent threshold voltage of $V_{NL,HV} = 48.625 V$, obtained considering the threshold voltages of the LV DC bus and interlink converter, and a droop constant $R_{eq} = 0.1445 \Omega$, the parallel combination of $R_{LV}$ and $R_{HV}$. For a given current injected by the DAB into the LV side, the current drawn from the HV side will be much smaller due to the transformer’s turn ratio. The HV DC bus voltage can be calculated by (11) through the droop Equation (1) with a threshold of $V_{NL,HV}$ and a droop constant of $R_{HV}$.

The simulation results are shown in Figure 16. Initially, both DC buses are connected to $80 \Omega$ loads, presenting voltages $V_{LV} = 48.54 V$ and $V_{HV} = 388.6 V$. The value of the current injected into the LV bus ($I_{inj}$) is $-1.87 A$, determined by the V-I droop characteristic of the interlink converter. With $V_{LV} = 48.54 V$ higher than $V_{NL,ext} = 48 V$, power is shown to be drawn from the LV bus and sent to the HV bus. At $t = 0.02 s$, an additional $40 \Omega$ is connected to the LV side, resulting in a decrease in the voltage at that bus, $V_{LV} = 48.36 V$, and in the current, the interlink converter draws power from the LV bus, $I_{inj} = -1.26 A$. The change, a reduction, in $V_{HV}$ is minimal due to the small value of the LV side current reflected to the HV side current, and transformer turns ratio. At $t = 0.04 s$, an additional $40 \Omega$ is connected to the HV side and, since the reference value for the current of the interlink is a function of the LV DC bus only, the injected current does not change; the HV DC bus voltage becomes $V_{HV} = 385.8 V$, lower than before. At $t = 0.06 s$, an additional $20 \Omega$ is connected to the LV side, reducing the voltage in the LV bus to $V_{LV} = 48 V$, which makes $I_{inj} = 0 A$. At $t = 0.08 s$, an additional $20 \Omega$ is connected to the HV side; again, it does not affect the power sharing and the HV DC bus voltage drops to $V_{HV} = 380.4 V$. At $t = 0.1 s$, an additional $40 \Omega$ is connected to the LV side, reducing the voltage at this DC bus below $48 V V_{LV} = 47.85 V$, and the power starts to flow from the HV DC bus to the LV DC bus with injected current: $I_{inj} = 0.52 A$. At $t = 0.12 s$, an additional $40 \Omega$ is connected to the HV side and, again, it does not affect the power sharing, and the HV DC bus voltage drops to $V_{HV} = 377.7 V$. At $t = 0.14 s$, an additional $20 \Omega$ is connected to the LV side; therefore, the injected current increases $I_{inj} = 1.73 A$ and this means more power flow from the HV side to the LV side with more drop in the LV DC bus $V_{LV} = 47.5 V$. Finally, at $t = 0.16 s$, an additional $20 \Omega$ is connected to the HV side and it does not affect the power sharing, and the HV DC bus voltage drops to $V_{HV} = 372.5 V$. The results show that the power injected by the interlink converter does not depend on the HV voltage side, as the V-I curve is a function of the LV side. In addition, the interlink converter successfully directs the power between the LV and the HV sides based on the proposed V-I curves.

$$V_{DC} = \frac{R_{Load}V_{NL}}{R_d + R_{Load}} \quad (11)$$
Figure 16. Simulation results considering that $370 \text{ V} < V_{HV} < 390 \text{ V}$ throughout the simulation time.

Figure 17 shows simulation results for a case with $V_{NL,HV} = 395 \text{ V}$, where the voltage at the HV bus is higher than 390 V, from $t = 0 \text{ s}$ to 0.6 s. In such a case, the proposed control law for the interlink converter should prevent any power flow to the HV bus, which already has a surplus of power. Initially, both DC buses are connected to 80 Ω loads, presenting voltages $V_{LV} = 49.32 \text{ V}$ and $V_{HV} = 393.6 \text{ V}$. At $t = 0.02 \text{ s}$, an additional 40 Ω load is connected to the HV DC bus, $V_{HV}$ decreases to 390.8 V, and there is no power flow from the LV to the HV DC bus. At $t = 0.04 \text{ s}$, an additional 40 Ω load is connected to the HV DC bus, $V_{LV} = 48.72 \text{ V}$, still higher than 48 V, and there is no power flow from the LV to the HV DC bus because of the voltage at the HV bus. At $t = 0.06 \text{ s}$, an additional 40 Ω load is connected to the HV DC bus, $V_{HV}$ drops to 385.26 V, below 390 V, and power starts to flow from the LV to the HV DC bus. Due to that, $V_{LV}$ drops to 48.36 V with $I_{inj} = -1.25 \text{ A}$ as the V-I curve in Figure 4. At $t = 0.08 \text{ s}$, an additional 40 Ω load is connected to the LV DC bus, $V_{LV} = 48 \text{ V}$, which makes $I_{inj} \approx 0 \text{ A}$. In this case, there is no power flow from the LV DC to the HV DC but now it is due to $V_{LV} = 48 \text{ V} = V_{NL, \text{int}}$. After that, power flow from the HV to the LV DC bus increases at $t = 0.12 \text{ s}$ and $t = 0.16 \text{ s}$, when loads are added to the LV bus, but not at $t = 0.14 \text{ s}$, when there is a load increase in the HV DC bus. The results show that the proposed interlink V-I curve could prevent power flow from the LV to the HV side when the HV bus has a voltage higher than 390 V, which means that the HV DC bus cannot supply power to the grid for some reasons.
Figure 17. Simulation results for the case where \( V_{HV} > 390 \) V for a specific time interval.

Figure 18 shows simulation results for a case with \( V_{NL,HV} = 380 \) V, where the HV DC bus is lower than 370 V, from \( t = 0.1 \) s to 0.18 s. In such a case, the proposed control logic of the interlink converter prevents the power flow from the HV DC bus to the LV DC bus, achieved by reprogramming the current limit as in Figure 4, \( I_{inj} = 0 \). To prevent the HV DC bus batteries from discharging through the LV DC bus, initially, both DC buses are connected to 80 \( \Omega \) loads, presenting voltages \( V_L = 48.54 \) V and \( V_{HV} = 378.63 \) V with \( I_{inj} = -1.87 \) A, meaning that power flows from the LV to the HV side. At \( t = 0.02 \) s, an additional 40 \( \Omega \) load is connected to the HV DC bus and \( V_{HV} \) decreases to 375.9 V without changes in the current of the interlink converter. At \( t = 0.04 \) s, an additional 40 \( \Omega \) load is connected to the LV DC bus, and \( V_{HV} \) decreases to 48.36 V, indicating a reduction of the power surplus on the LV side, which makes \( I_{inj} \) reduce to \(-1.26\) A. At \( t = 0.06 \) s, an additional 40 \( \Omega \) load is connected to the HV DC bus and \( V_{HV} \) drops to 370.63 V. At \( t = 0.08 \) s, an additional 40 \( \Omega \) load is connected to the LV DC bus, \( V_{LV} \approx 48 \) V, which makes \( I_{inj} \approx 0 \) A. In this case, there is no power flow from the LV DC to the HV DC since \( V_{LV} = 48 \) V = \( V_{NL,HV} \). At \( t = 0.1 \) s, an additional 40 \( \Omega \) load is connected to the HV DC bus and \( V_{HV} \) drops to 368.05 V, below 370 V, and the interlink should prevent the power flow from the HV DC bus to the LV DC bus as described in Figure 4. Therefore, at \( t = 0.12 \) s, when an additional 40 \( \Omega \) is connected to LV DC, \( I_{inj} = 0 \), indicating that power does not flow from the HV DC bus to the LV DC bus, even though \( V_{LV} = 47.7 \) V < \( V_{NL,HV} = 48 \) V, as discussed in Figure 4. After that, power flow from the HV to the LV DC bus is still prevented at \( t = 0.14 \) s and \( t = 0.16 \) s when loads are added to the HV bus and LV bus, respectively. The results show that the proposed interlink V-I curve could prevent power flow from the HV to the LV side when the HV side has a voltage less than 370 V, which prevents the HV side batteries from discharging into the LV side.
Figure 18. Simulation results for the case where $V_{HV} < 370$ V for a specific time interval.

6.2. Simulation Results of Dual DC Buses Nanogrid

MATLAB/Simulink is used to simulate the dual DC buses nanogrid in Figure 19 under different operation conditions. A class C DC–DC converter, as in Figure 19, is used as the main power electronics interface of the DERs: solar panels and batteries. A class C DC–DC converter is also used along with a DC–AC converter as the two-stage AC grid interface.

Regarding the power and the current sharing, the V-I in Figures 2 and 3 were used. For the HV DC bus DERs, a 5 kW PV panel and battery were considered with a droop constant $R_{DS,5kW} = R_{DB,5kW} = 0.763$ Ω, and a 10 kW grid connection was considered with a droop constant $R_{DC} = 0.3815$ Ω. They resulted in 14.2 A, 13.11 A, and 26.22 A as current limits for the solar, battery, and grid converters. For the LV DC bus DERs, a 2 kW PV panel, battery, and interlink were considered with a droop constant $R_{DS,2kW} = R_{DB,2kW} = R_{Dint} = 0.0289$ Ω. They resulted in a 44 A current limit for the solar converter and a 43.25 A current limit for the battery and interlink converters. The supercapacitors (SC) were controlled to support the dynamics of the battery’s current by splitting the storage inductor current into low frequencies for the battery and high frequencies for the SC using a low-pass filter (LPF) with a 30 Hz cut-off frequency.
Figure 19. Dual DC buses nanogrid power electronics interfaces.
The same current control loop parameters can be used for all DERs at the same DC bus. A PI type-III controller was designed for the same equivalent plant with a transfer function shown in (12) \cite{47,48}. They were designed for a crossover frequency of \( f_c = 2 \) kHz (10% of the switching frequency) and a phase margin of \( PM = 80^\circ \) for both DC buses. For the LV DC bus converters, the following plant parameters were used: \( V_{in} = V_{DC} = 48 \) V, \( I_{DC} = 41.67 \) A, \( R = 1.152 \) Ω, \( L = 300 \) μH, \( C = 1500 \) μF, and \( D = 0.46 \) for \( V_{PV} = V_{B} = V_{SC} = 29 \) V. \( R \) was selected as the maximum load that could be supplied by the RES alone. Finally, the PI controller parameters are computed as \( K_P = 0.0117, \tau = 175 \) μs, and \( T_P = 36 \) μs. For the HV DC bus converters, the following plant parameters were used: \( V_{in} = V_{DC} = 380 \) V, \( I_{DC} = 13.16 \) A, \( R = 27.94 \) Ω, \( L = 3000 \) μH, \( C = 1500 \) μF, and \( D = 0.39 \) for \( V_{PV} = V_{B} = V_{SC} = 232 \) V. \( R \) was selected as the maximum load that could be supplied by the RES alone. Finally, the PI controller parameters are computed as \( K_P = 0.0015, \tau = 171 \) μs, and \( T_P = 37 \) μs. The interlink converter with the following parameters: transformer turns ratio \( n = 0.25 \), leakage inductance \( L = 10.7 \) μH, switching frequency \( f_s = 20 \) kHz, and HV and LV capacitors \( C_{HV} = C_{LV} = 1500 \) μF. Then, a PI type-III compensator is designed for a cut-off frequency of 240 Hz \cite{31} and a phase margin \( PM = 80^\circ \). Therefore, the compensator parameters can be calculated as \( \tau = 1.4 \) ms, \( T_P = 318 \) μs, and \( K_P = 0.049 \) at a load resistance of 1.15 Ω.

\[
G_d(s) = \frac{i_l(s)}{d(s)} = \frac{CV_{out}s + 2I_{DC}}{LCs^2 + \frac{L}{R}s + (1 - D)^2} \tag{12}
\]

The first test of the dual DC buses nanogrid is with a grid connection, and the batteries are not fully charged. The indication of the load variations in the system with the respective times and the numerical values of the voltage and current waveforms shown in Figures 20 and 21 are summarized in Tables 2 and 3 for the HV DC bus and the LV DC bus, respectively. The figures demonstrate that while the grid, the interlink, and the battery converters operate with droop control, the solar converters operate at the MPPT. The grid converter supports the HV bus and indirectly the LV bus through the interlink converter with \( I_{in} = 2 \) A when a 305 Ω load is initially attached to the HV bus and 40 Ω to the LV bus. The LV bus load increased to 7 Ω at \( t = 0.1 \) s and additional support came from the HV bus at \( I_{in} = 4.8 \) A, which raised the grid current to 5.3 A. At \( t = 0.2 \), the HV DC bus increased to 63.4 Ω; the grid current changed to 5.2 A to support the HV bus, while the interlink converter current remained constant because it depended on the LV bus. Figure 20 shows that the grid current varied when the HV bus load or LV bus changed, while Figure 21 shows that the interlink converter current changed when the LV bus load changed. Based on these results, the nanogrid operates according to the V-I curves presented in Figures 2 and 3 for the HV DC and LV DC buses, respectively. The RESs operate at maximum power. At the HV DC bus, the battery and the grid converter operate with droop control, the battery is in charging mode, and the grid supports the nanogrid by supplying power. At the LV DC bus, the battery and the interlink converter operate with droop control, the battery is in charging mode, and the interlink supports the LV DC bus. In addition, Figures 20 and 21 show that the PI type III controller successfully controls the dynamic response of the converters where the currents reach the steady state in almost 10 ms. However, the batteries’ currents are much slower than other resources due to hybrid energy storage between the supercapacitors and the batteries, which is more efficient for the batteries.
Figure 20. Simulation results of the dual DC buses nanogrid with grid connection—the HV DC bus waveforms.

Figure 21. Simulation results of the dual DC buses nanogrid with grid connection—the LV DC bus waveforms.
Table 2. Numerical results of the HV DC bus from Figure 20.

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Load (Ω)</th>
<th>VHV(V)</th>
<th>I&lt;sub&gt;VHV&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;C&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;B&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;L&lt;/sub&gt;(A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initially</td>
<td>305</td>
<td>379.3</td>
<td>13.2</td>
<td>1.8</td>
<td>-12.2</td>
<td>1.2</td>
</tr>
<tr>
<td>t = 0.2</td>
<td>63.4</td>
<td>378</td>
<td>13.2</td>
<td>5.2</td>
<td>-10.5</td>
<td>6</td>
</tr>
<tr>
<td>t = 0.4</td>
<td>35.4</td>
<td>376.7</td>
<td>13.25</td>
<td>8.6</td>
<td>-8.8</td>
<td>10.7</td>
</tr>
<tr>
<td>t = 0.6</td>
<td>24.5</td>
<td>375.3</td>
<td>13.3</td>
<td>-7</td>
<td>15.3</td>
<td></td>
</tr>
<tr>
<td>t = 0.8</td>
<td>18.8</td>
<td>374</td>
<td>13.3</td>
<td>-5.3</td>
<td>20</td>
<td></td>
</tr>
</tbody>
</table>

Table 3. Numerical results of the LV DC bus from Figure 21.

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Load (Ω)</th>
<th>VLV(V)</th>
<th>I&lt;sub&gt;LV&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;L&lt;/sub&gt;(A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initially</td>
<td>40</td>
<td>47.94</td>
<td>41.7</td>
<td>2</td>
</tr>
<tr>
<td>t = 0.1</td>
<td>7</td>
<td>47.86</td>
<td>41.7</td>
<td>-40</td>
</tr>
<tr>
<td>t = 0.3</td>
<td>3</td>
<td>47.75</td>
<td>41.7</td>
<td>-35</td>
</tr>
<tr>
<td>t = 0.5</td>
<td>1.95</td>
<td>47.62</td>
<td>42</td>
<td>-30</td>
</tr>
<tr>
<td>t = 0.7</td>
<td>1.64</td>
<td>47.56</td>
<td>42</td>
<td>-28</td>
</tr>
<tr>
<td>t = 0.9</td>
<td>1.27</td>
<td>47.45</td>
<td>42</td>
<td>-24</td>
</tr>
</tbody>
</table>

The second test of the dual DC buses nanogrid is without a grid connection, and the batteries are not fully charged. The indication of the load variations in the system with the respective times and the numerical values of the voltage and current waveforms shown in Figures 22 and 23 are summarized in Tables 4 and 5 for the HV DC bus and the LV DC bus, respectively. Based on these results, the nanogrid operates with the V-I presented in Figures 2 and 3 for HV DC and LV DC buses, respectively. By comparing the cases above, one can say that the grid connection gives the DC nanogrid more power availability; missing this support leads to a higher voltage drop in the DC buses, especially at the HV DC bus. Moreover, the battery started to discharge at t = 0.6 s while in the charging mode with the grid connection.

Regarding the LV DC bus, the effect of missing the grid connection is less once the HV DC bus is higher than 370 V due to the power and current sharing V-I being based on the LV DC bus. Therefore, there is no change in the LV DC bus before t = 0.5 s according to Table 5 compared to Table 3. At t = 0.6 s, the HV DC load was increased to 24.5 Ω, and the HV DC bus dropped below 370 V; the HV battery operates in discharging mode and the interlink converter prevents the power flow from the HV DC to the LV DC bus (I<sub>B</sub> = 0), so the HV DC bus battery will not discharge through the LV DC bus. After t = 0.6 s, the LV DC bus misses the support from the HV DC bus. Therefore, the voltage drops in the LV DC bus in Table 5 increase compared with the case with grid connection in Table 3 at the same load level. The RESs operate at maximum power at all periods. Moreover, the interlink converter prevents the LV and HV side batteries from discharging to charge each other. In addition, Figures 22 and 23 show that the PI type III controller successfully controls the dynamic response of the converters where the currents reach the steady state in almost 10 ms. However, the batteries’ currents are much slower than other resources due to hybrid energy storage between the supercapacitors and the batteries, which is more efficient for the batteries.

Table 4. Numerical results of the HV DC bus from Figure 22.

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Load (Ω)</th>
<th>VHV(V)</th>
<th>I&lt;sub&gt;VHV&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;C&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;B&lt;/sub&gt;(A)</th>
<th>I&lt;sub&gt;L&lt;/sub&gt;(A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initially</td>
<td>305</td>
<td>378</td>
<td>13.2</td>
<td>0</td>
<td>-10.5</td>
<td>1.2</td>
</tr>
<tr>
<td>t = 0.2</td>
<td>63.4</td>
<td>374.3</td>
<td>13.25</td>
<td>0</td>
<td>-5.6</td>
<td>5.9</td>
</tr>
<tr>
<td>t = 0.4</td>
<td>35.4</td>
<td>370.5</td>
<td>13.4</td>
<td>0</td>
<td>-0.5</td>
<td>10.5</td>
</tr>
<tr>
<td>t = 0.5</td>
<td>No change</td>
<td>370</td>
<td>13.5</td>
<td>0</td>
<td>10.5</td>
<td></td>
</tr>
<tr>
<td>t = 0.6</td>
<td>24.5</td>
<td>368</td>
<td>13.5</td>
<td>0</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td>t = 0.8</td>
<td>18.8</td>
<td>364.7</td>
<td>13.6</td>
<td>0</td>
<td>19.5</td>
<td></td>
</tr>
</tbody>
</table>
Table 5. Numerical results of the LV DC bus from Figure 23.

<table>
<thead>
<tr>
<th>Time (s)</th>
<th>Load (Ω)</th>
<th>V_{LV} (V)</th>
<th>I_{PV, 48} (A)</th>
<th>I_{bus} (A)</th>
<th>I_{load, 48} (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initially</td>
<td>40</td>
<td>47.94</td>
<td>41.7</td>
<td>2</td>
<td>-42</td>
</tr>
<tr>
<td>t = 0.1</td>
<td>7</td>
<td>47.86</td>
<td>41.7</td>
<td>4.8</td>
<td>-40</td>
</tr>
<tr>
<td>t = 0.3</td>
<td>3</td>
<td>47.75</td>
<td>41.7</td>
<td>8.7</td>
<td>-35</td>
</tr>
<tr>
<td>t = 0.5</td>
<td>3.95</td>
<td>47.62</td>
<td>42</td>
<td>13</td>
<td>-30</td>
</tr>
<tr>
<td>t = 0.6</td>
<td>No change</td>
<td>47.28</td>
<td>42</td>
<td>0</td>
<td>-18</td>
</tr>
<tr>
<td>t = 0.7</td>
<td>1.64</td>
<td>47.16</td>
<td>42</td>
<td>0</td>
<td>-14</td>
</tr>
<tr>
<td>t = 0.9</td>
<td>1.27</td>
<td>46.93</td>
<td>42</td>
<td>0</td>
<td>-6</td>
</tr>
</tbody>
</table>

Figure 22. Simulation results of the dual DC buses nanogrid without grid connection—the HV DC bus waveforms.
7. Conclusions

This research presents a nanogrid system with a dual DC bus configuration, including a bidirectional interlink converter capable of directing the power flow between the two buses. The high voltage (HV) bus provides power to high-power appliances, while the low voltage (LV) bus supplies energy to low-power loads. Nanogrid reliability was enhanced by integrating distributed energy resources on the two buses. Furthermore, a control methodology utilizing DC bus signaling (DBS) is suggested, which facilitates the assessment of the impact on the DC buses in the presence of other DERs controlled by DBS. It is commonly observed that the HV bus is more robust than the LV bus. As a result, the voltage at the LV side determines the power flow between DC buses. The above statement is equivalent to the V-I curve of an AC grid converter operating within a single DC bus nanogrid. This implies that the power delivered by the interlink converter is independent of the voltage on the high voltage side since the low voltage side determines the V-I curve.

Furthermore, utilizing the suggested V-I curve, the interlink converter effectively facilitates power transfer between the low voltage (LV) and high voltage (HV) sides. If the high voltage (HV) bus exhibits a significant excess or lack of power, identified by its bus voltage \( V_{HV} \), the interlink converter is prevented from worsening these circumstances. One potential solution involves implementing a mechanism that prevents power transfer from the low voltage (LV) to the high voltage (HV) side in instances where the HV bus voltage exceeds 390 V. This would effectively prevent the HV DC bus from supplying power to the grid under certain circumstances. Additionally, preventing power flow from the HV to the LV side would be necessary in cases where the HV side voltage falls below 370 V, as this would prevent the discharge of HV side batteries into the LV side. The characteristic above is essential to dual DC bus nanogrids that function continuously or
intermittently disconnected from the AC utility grid. In addition, a topology that is considered appropriate for the interlink power converter is chosen. This topology is bidirectional, has high gain, and is equipped with galvanic isolation. It is commonly referred to as the dual active bridge (DAB). A dynamic model has been proposed for the interlink converter. This converter operates using a single phase-shift modulation scheme and behaves within a droop-controlled environment. A closed-loop controller has been developed to regulate the current injected into the LV DC bus based on the voltage of the bus. The performance of the droop-controlled interlink converter in a dual DC bus nanogrid is examined via MATLAB/Simulink simulations. Per the proposed approach, the interlink converter effectively manages power sharing between the HV and LV buses.

**Author Contributions:** Conceptualization, A.M.A.M.; Methodology, A.M.A.M. and L.A.C.L.; Validation, A.M.A.M.; Formal analysis, A.M.A.M.; Investigation, A.M.A.M.; Writing—review & editing, A.M.A.M. and A.A.-Q.; Visualization, L.A.C.L.; Supervision, L.A.C.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by the The University of Jordan and Natural Sciences and Engineering Research Council (NSERC) of Canada.

**Acknowledgments:** The authors appreciate the financial support provided by The University of Jordan, through the Deanship of Scientific Research, and of the Natural Sciences and Engineering Research Council (NSERC) of Canada.

**Data Availability Statement:** Data are available upon request.

**Conflicts of Interest:** The authors declare no conflict of interest.

**Abbreviations**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RES</td>
<td>Renewable Energy Source</td>
</tr>
<tr>
<td>ICT</td>
<td>Information and Communication Technology</td>
</tr>
<tr>
<td>DER</td>
<td>Distributed Energy Resources</td>
</tr>
<tr>
<td>NZEH</td>
<td>Net-Zero Energy Homes</td>
</tr>
<tr>
<td>ELV</td>
<td>Extra Low Voltage</td>
</tr>
<tr>
<td>LV</td>
<td>Low Voltage</td>
</tr>
<tr>
<td>HV</td>
<td>High Voltage</td>
</tr>
<tr>
<td>DBS</td>
<td>DC Bus Signaling</td>
</tr>
<tr>
<td>MPPT</td>
<td>Maximum Power Point Tracking</td>
</tr>
<tr>
<td>SoC</td>
<td>State of Charge</td>
</tr>
<tr>
<td>DAB</td>
<td>Dual Active Bridge</td>
</tr>
<tr>
<td>SPS</td>
<td>Single-Phase Shift</td>
</tr>
<tr>
<td>d</td>
<td>Phase-Shift Ratio</td>
</tr>
<tr>
<td>PWM</td>
<td>Pulse Width Modulation</td>
</tr>
</tbody>
</table>

**References**


Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.