Design of a Filtering Power Divider with Simple Symmetric Structure Using Stubs

Saeed Roshani 1, Salah I. Yahya 2,3, Jamal Rastad 1, Yaqeen Sabah Mezaal 4, Louis W. Y. Liu 5 and Sobhan Roshani 1,*

Abstract: A power divider (PD) with a wide stopband and simple symmetric structure using open- and short-ended stubs is analyzed and implemented in this paper. In the proposed power divider, for the first time, the output resistor is divided into two sections and open- and short-ended stubs are used between the resistors. The incorporated open- and short-ended stubs have resulted in a controllable bandwidth for the proposed PD, which resulted in 40% of the fractional bandwidth considering 3 dB attenuation of insertion loss. The proposed PD operates at 2 GHz, which shows more than 20 dB attenuation for the return and isolation losses. In addition, the obtained insertion loss at the operating frequency is approximately 0.3 dB, which shows a minor loss, and also, high isolation is achieved in the device. Moreover, 20 dB and 30 dB attenuation levels have been achieved for second and third harmonics. The results show high performance for the proposed power divider.

Keywords: power divider; microstrip; open-ended; short-ended; resonator; radio frequency; 2 GHz; harmonics

1. Introduction

Power dividers are important components in microwave and radio frequency fields. The power dividers are used to divide the radio frequency signals into a specific ratio in the desired operating frequency. With the growth in wireless communications, the demand for power dividers with a compact size, low loss, and high performance has increased. Power dividers can be realized using lumped elements, microstrip transmission lines, or hybrid composite lines according to specifications [1,2]. Among the different types of power dividers, Wilkinson power dividers (WPDs) are a good choice for modern communication applications because of their full port matching, low loss, and high isolation.

Recently, several techniques have been introduced to reduce the size and improve the functionality of power dividers [3]. These features, such as multi-band operation [4], wideband operation [5], multi-ports [6], asymmetric structure [7], filter usage [8,9], and harmonics suppression [10], have been investigated in recent works. Moreover, recently, optical fiber substrates [11,12] have been employed to achieve higher frequencies for power dividers [13,14]. Moreover, artificial intelligence (AI) techniques [15–17] and optimization methods [18–20], which are powerful tools, have been utilized to design PDs and other microwave components [21,22].

Furthermore, the integrated waveguide is a technique that has been recently used to obtain a compact filtering power divider. In [23], the integrated waveguide technique with cavities was exploited to obtain a compact divider. Dual-band operation has been obtained...
in this work, but the insertion losses in the pass bands are high and the suppression band is not wide enough.

In [24], metamaterial and ring resonators were used to design a tri-band power divider for different applications. However, this divider size is rather large, and bandwidths of operating frequencies are narrow, such that the shifted frequencies in the fabrication process degraded the performance of the divider at operating frequencies. Open stubs, radial stubs, and rectangular resonators have been used to design a WPD (Wilkinson power divider) for GSM applications [25]. A Gysel divider based on composite transmission lines has been designed in [26]. The proposed transmission lines in [25] can be used to control the three operating bandwidths of the divider, but the divider size is rather large.

A generalized architecture for the power divider was presented in [27], using open stubs, radial lines, and a multi-stage structure. The dividers presented in [27] show dual- or triple-band operation, but the device size is larger than the typical one. A divider with open stubs and tapered resonators was presented [28] to obtain a wide suppression band. The divider designed in [28] was used for antenna array applications, but the size of this divider was rather large. A multi-band divider was presented in [29] using open stubs and multi-mode resonators, which achieved a wide suppression band. Furthermore, the open stubs in [29] were used to amend the isolation of the divider.

Recently, new design techniques have been presented to design wideband power dividers [30–32]. In [30], coupled lines and the multi-section technique were used to achieve dual-band and wideband operations. Furthermore, in [31,32], a multi-section structure and analytic design method were used to design power dividers with wideband and dual-band operations. Coupled lines and open stubs were used in [33] to design filtering response dividers with frequency reconfigurable ability. However, in [33], a wide suppression band was not achieved.

In all of the mentioned works, open- and short-ended stubs and other resonators were utilized for miniaturization or to provide a suppression band. However, in the proposed work, the open- and short-ended stubs are not only used to provide the suppression band, but are also utilized to control the operating bandwidth with a very simple structure. Furthermore, in the presented structure, two resistors are employed to obtain high isolation. Although a very simple structure is designed for the proposed WPD, high performances, such as more than 20 dB attenuation for the return loss and isolation, are achieved. In addition, the obtained insertion loss at the operating frequency is approximately 0.3 dB, which shows a minor loss, and also, high isolation is achieved in the device. Moreover, 20 dB and 30 dB attenuation levels have been achieved for second and third harmonics.

2. Design of the Power Divider Circuit

The presented circuit is a WPD with a single input and two output ports. At first, a typical WPD is presented and investigated, and then the proposed circuit is studied.

Typical Power Divider

Figure 1 shows a typical WPD including two main quarter-wavelength branches and a single resistor, where the resistor is used to provide isolation in the device. The main branches’ impedance is 70.7 Ω and their electrical length is 90°.

A typical WPD is simulated on the Rogers/5880 substrate with ADS momentum software. The thickness, loss tangent, and εr of the applied substrate are 0.508 mm, 0.0009, and 2.2, respectively. The frequency response and layout of the typical WPD at an operating frequency of 2 GHz are depicted in Figure 2.

It can be concluded from the typical WPD results that the WPD does not have a compact size and it does not have the desirable suppression band, which may result in the presence of unwanted harmonics. In the following sections, it will be explained that the proposed divider can improve the scattering parameters and also achieve a desirable suppression band and compact size.
3. Structure of the Proposed WPD

As mentioned, the short-ended and open-ended stubs, along with the meandered lines and stepped impedance, are considered to design the proposed WPD. The design steps of the proposed circuit are described in the following subsections.

3.1. Output Short-Ended Stub

At this step, a short-ended stub is incorporated between the output ports of the divider. As mentioned before, isolation resistance is needed between the divider’s output ports, so this resistance is divided into two parts and the short-ended stub is added between them. The frequency response and layout of the initial design power divider are depicted in Figure 3.
Comparing the initial WPD and typical WPD results, it can be shown that adding the short-ended stub between the divider output ports resulted in an input return loss below the −30 dB attenuation level at the operating frequency.

### 3.2. Input Short-Ended Stub

To improve the proposed power divider’s frequency response, a short-ended stub is added at the input of the WPD. This short-ended stub is connected to the input port and located inside the divider structure to maintain the overall size of the device. The frequency response and layout of the basic design WPD are shown in Figure 4. As can be seen in Figure 4, adding the input short-ended stub in the basic power divider design resulted in an input return loss below the −30 dB attenuation level at the operating frequency.

![Diagram](image-url)
3.3. Odd and Even-Mode Analyses

The odd- and even-mode equivalent circuits for the initial design of the WPD structure at an operating frequency of 2 GHz are depicted in Figure 5. It should be mentioned that the simulation results for the initial design WPD structure at an operating frequency of 2 GHz are shown in Figure 3b. From the odd-mode equivalent circuit in Figure 5a, Equation (1) can be extracted.

\[
\frac{2}{R(\Omega)} + \frac{-j \cot(\theta_1)}{2Z_1(\Omega)} = \frac{1}{50(\Omega)}
\]  

(1)

By equating the imaginary and real parts of Equation (1), it can be concluded that \( R = 100 \, \Omega \) and \( \theta_1 = 90^\circ \). Furthermore, the even-mode equivalent circuit impedance relations can be written as shown in Equation (2).

\[
\frac{Z_1(\Omega) + j \times 100(\Omega) \times \tan(\theta_1)}{100(\Omega) + j \times Z_1^2(\Omega) \times \tan(\theta_1)} + \frac{1}{Z_M(\Omega) + 50(\Omega)} = \frac{1}{50(\Omega)}
\]  

(2)

Figure 4. Structure and frequency response of the basic power divider design at the operating frequency of 2 GHz. (a) Layout; (b) \(|S_{21}| \) and \(|S_{11}|\).

Figure 5. The (a) odd- and (b) even-mode equivalent circuit for the initial design WPD at operating frequency of 2 GHz.
We assume the value of $\theta_2 = 90^\circ$ results in $Z_M = 0$. Moreover, by considering the obtained value of $\theta_1 = 90^\circ$ in Equation (2), the values of $Z_1$ will be calculated as $Z_1 = 70.7 \, \Omega$.

The odd- and even-mode equivalent circuits for the basic design of the WPD structure at an operating frequency of 2 GHz are depicted in Figure 6. It should be mentioned that the simulation results for the basic design of the WPD structure at an operating frequency of 2 GHz are shown in Figure 4b. It can be seen that the odd mode of the two circuits in Figures 5 and 6 is the same, so it can be concluded that $R = 100 \, \Omega$ and $\theta_1 = 90^\circ$. Furthermore, the impedance relations of the even-mode equivalent circuit can be written in Equation (3).

\[
\frac{-j \cot(\theta_3)}{2Z_3(\Omega)} + \frac{Z_1(\Omega) + j \times 50(\Omega) \times \tan(\theta_1)}{50(\Omega) \times Z_1(\Omega) + j \times Z_1^2(\Omega)^2 \tan(\theta_1)} = \frac{1}{100(\Omega)}
\]

(3)

Considering the obtained value of $\theta_1 = 90^\circ$ in Equation (3), the values of $Z_1$ and $\theta_3$ will be calculated as $Z_1 = 70.7 \, \Omega$ and $\theta_3 = 90^\circ$ will be achieved. From both circuit analyses, it can be concluded that the values of $Z_2$ and $Z_3$ can be freely changed while the equations are valid. Therefore, the values $Z_2$ and $Z_3$ can be used to tune the desired bandwidth of the divider.

![Figure 6](image)

Figure 6. The (a) odd- and (b) even-mode equivalent circuits for the basic design WPD at operating frequency of 2 GHz.

### 3.4. Final Design of the Proposed WPD

By combining the previous initial and basic designs, the final design of the proposed power divider can be obtained. In the final design, both input and output short-ended stubs are used in the PD structure. The schematic and frequency response of the proposed divider is shown in Figure 7. The FBW of the schematic design of the proposed WPD based on a 3 dB attenuation level is 45% from 1.45 GHz up to 2.3 GHz. Furthermore, the FBW of the schematic design of the proposed divider considering a 10 dB input return loss is 20% from 1.8 GHz up to 2.2 GHz.

Furthermore, the layout of the proposed WPD is depicted in Figure 8. The applied transmission line values in the final design of the proposed WPD are listed in Table 1.
Considering the obtained value of $\theta_1 = 90^\circ$ in Equation (3), the values of $Z_1$ and $\theta_3$ will be calculated as $Z_1 = 70.7 \, \Omega$ and $\theta_3 = 90^\circ$ will be achieved. From both circuit analyses, it can be concluded that the values of $Z_2$ and $Z_3$ can be freely changed while the equations are valid. Therefore, the values $Z_2$ and $Z_3$ can be used to tune the desired bandwidth of the divider.

3.4. Final Design of the Proposed WPD

By combining the previous initial and basic designs, the final design of the proposed power divider can be obtained. In the final design, both input and output short-ended stubs are used in the PD structure. The schematic and frequency response of the proposed divider is shown in Figure 7. The FBW of the schematic design of the proposed WPD based on a 3 dB attenuation level is 45% from 1.45 GHz up to 2.3 GHz. Furthermore, the FBW of the schematic design of the proposed divider considering a 10 dB input return loss is 20% from 1.8 GHz up to 2.2 GHz.

Figure 7. The (a) schematic of the proposed divider and (b) its frequency response.

Figure 8. Layout of the proposed final power divider design.
4. Simulation Results

The proposed WPD layout, which operates at 2 GHz, is simulated with the assistance of ADS software using the Rogers/5880 substrate. The simulated S-parameters of the designed WPD are illustrated in Figure 9a,b.

![Simulated S-parameters of the designed WPD. (a) $|S_{12}|$ and $|S_{11}|$; (b) $|S_{22}|$ and $|S_{32}|$.](image)

As seen from the simulated results, at this operating frequency, the isolation and insertion losses are approximately 30 dB and 0.1 dB, respectively. Moreover, the input and output return losses are approximately 28 dB and 44 dB, respectively. In addition, the third and second harmonics are suppressed with a high attenuation level.

Moreover, the equivalent lumped-elements circuit of the proposed WPD and its simulation results are depicted in Figure 10a and b, respectively. As can be seen, two transmission zeros near 4 GHz and 6 GHz are created to suppress the second and third harmonics of the proposed WPD.

Table 1. The applied transmission line values in the proposed power divider.

<table>
<thead>
<tr>
<th>Param.</th>
<th>Value (mm)</th>
<th>Param.</th>
<th>Value (mm)</th>
<th>Param.</th>
<th>Value (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_1$</td>
<td>6.8</td>
<td>$L_5$</td>
<td>11</td>
<td>$L_9$</td>
<td>12.5</td>
</tr>
<tr>
<td>$L_2$</td>
<td>3.5</td>
<td>$L_6$</td>
<td>8.5</td>
<td>$L_{10}$</td>
<td>8.7</td>
</tr>
<tr>
<td>$L_3$</td>
<td>23.6</td>
<td>$L_7$</td>
<td>5.8</td>
<td>$W_1$</td>
<td>2.1</td>
</tr>
<tr>
<td>$L_4$</td>
<td>9.2</td>
<td>$L_8$</td>
<td>3.4</td>
<td>$W_2/W_3$</td>
<td>1.3/2.4</td>
</tr>
</tbody>
</table>

The applied transmission line values in the proposed power divider.

The harmonics of the proposed WPD.

Simulation results are depicted in Figure 10a and b, respectively. As can be seen, two transmission zeros near 4 GHz and 6 GHz are created to suppress the second and third harmonics with a high attenuation level. Moreover, the input and output return losses are approximately 28 dB and 44 dB, respectively. In addition, the third and second harmonics are suppressed with a high attenuation level.
The surface current distribution in the proposed divider is depicted in Figure 11. As seen in Figure 11a, the current is distributed uniformly at the output ports in the main frequency. Furthermore, Figure 11b,c show that the current has not reached the output at the second and third harmonics, which proves the harmonic suppression ability of the proposed WPD.

Figure 11. Cont.
Figure 11. Surface current distribution in the proposed WPD at the frequencies of (a) 2 GHz, operating frequency, (b) 4 GHz, second harmonic, and (c) 6 GHz, third harmonic. The maximum value of magnetic intensity is 2 A/M in all cases.

5. Experimental Results

To verify the simulation results, the proposed device is fabricated and measured. The fabricated device is depicted in Figure 12. The proposed WPD experimental results are shown in Figure 13a,b. The E8362B Network Analyzer is considered to perform the experimental measurement for the proposed power divider.

According to the achieved experimental results, the isolation and insertion losses are approximately 20 dB and 0.3 dB, respectively, at the main frequency. Furthermore, the measured input and output return losses are approximately 21 dB and 26 dB, respectively, at the main frequency. In addition, the second and third harmonics are suppressed with a high attenuation level of 30 dB and 20 dB, respectively. The fractional bandwidth (FBW) of the proposed divider considering a 10 dB input return loss is 17% corresponding to 1.83 GHz up to 2.17 GHz, which is indicated with an FBW1 box in the frequency response in Figure 13a. Moreover, the FBW based on a 3 dB attenuation level is 40% from 1.5 GHz to 2.25 GHz, which is indicated with an FBW2 box in the frequency response in Figure 13a. Figure 13b shows the output return loss (|S22|) and isolation (|S32|) of the proposed power divider. As seen in Figure 13b, the desirable output return loss and isolation are obtained near the operating frequency. The performances of the fabricated WPD are compared with related dividers in Table 2. As seen, the designed WPD with a new structure has achieved...
high performance compared to the related dividers. The overall size of the proposed power divider is 36.7 mm $\times$ 27.5 mm, which is equivalent to $0.32\lambda_g \times 0.24\lambda_g$, where $\lambda_g$ is the guided wavelength at the center frequency of 2 GHz.

Figure 12. Photo of the implemented WPD.

Figure 13. Experimental and simulated S-parameters of the proposed WPD. (a) $|S_{21}|$ and $|S_{11}|$; (b) $|S_{22}|$ and $|S_{32}|$. 

Simmetry 2022, 14, x FOR PEER REVIEW

Simmetry 2022, 14, x FOR PEER REVIEW 12 of 15

Figure 12. Photo of the implemented WPD.

Figure 13. Experimental and simulated S-parameters of the proposed WPD. (a) $|S_{21}|$, and $|S_{11}|$; (b) $|S_{22}|$ and $|S_{32}|$. 

Simmetry 2022, 14, x FOR PEER REVIEW
Table 2. The comparison between performances of the fabricated WPD and related dividers.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Freq (GHz)</th>
<th>FBW (%)</th>
<th>Input Return Loss</th>
<th>Output Return Loss</th>
<th>Isolation</th>
<th>Insertion Loss (dB)</th>
<th>Suppressed Harmonics Level (dB)</th>
<th>Filtering Response</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3]</td>
<td>2.4</td>
<td>28</td>
<td>22 dB</td>
<td>30 dB</td>
<td>23 dB</td>
<td>0.8</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>[34]</td>
<td>2.65</td>
<td>48</td>
<td>27 dB</td>
<td>N/A</td>
<td>22 dB</td>
<td>0.4</td>
<td>-</td>
<td>29</td>
</tr>
<tr>
<td>[35]</td>
<td>0.9</td>
<td>N/A</td>
<td>24 dB</td>
<td>N/A</td>
<td>N/A</td>
<td>0.32</td>
<td>22</td>
<td>No</td>
</tr>
<tr>
<td>[36]</td>
<td>1</td>
<td>34</td>
<td>20 dB</td>
<td>17 dB</td>
<td>20 dB</td>
<td>0.1</td>
<td>31</td>
<td>50</td>
</tr>
<tr>
<td>[37]</td>
<td>1</td>
<td>21</td>
<td>20 dB</td>
<td>20 dB</td>
<td>20 dB</td>
<td>0.2</td>
<td>30</td>
<td>30</td>
</tr>
<tr>
<td>[38]</td>
<td>4.5</td>
<td>66</td>
<td>12 dB</td>
<td>12 dB</td>
<td>10 dB</td>
<td>0.3</td>
<td>22</td>
<td>24</td>
</tr>
<tr>
<td>[39]</td>
<td>0.5</td>
<td>14</td>
<td>26 dB</td>
<td>26 dB</td>
<td>39 dB</td>
<td>0.27</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>[40]</td>
<td>5.9</td>
<td>27</td>
<td>11 dB</td>
<td>N/A</td>
<td>30 dB</td>
<td>0.4</td>
<td>35</td>
<td>-</td>
</tr>
<tr>
<td>This Work</td>
<td>2</td>
<td>17 */40 **</td>
<td>21 dB</td>
<td>26 dB</td>
<td>20 dB</td>
<td>0.3</td>
<td>30</td>
<td>20</td>
</tr>
</tbody>
</table>

* The FBW considering 10 dB attenuation for input return loss. ** The FBW considering 3 dB attenuation for insertion loss.

6. Conclusions
In this paper, a new structure of WPD with a wide suppression band is designed and fabricated, which follows the modern communication system’s specifications. The proposed device operates at 2 GHz, which shows 30 dB and 20 dB attenuation for second and third harmonics, respectively. Open-ended and short-ended stubs are used for the performance improvement of the presented divider. The open- and short-ended stubs were used between the divided output resistor in the proposed power divider for the first time, which resulted in achieving a controllable bandwidth, high levels of harmonic suppression, and low insertion loss. Moreover, two resistors were used between output ports to improve the isolation between output ports. The results showed that desirable parameters of the divider were obtained, in terms of input return loss, output return loss, and isolation.

Author Contributions: Conceptualization, S.R. (Saeed Roshani) and S.R. (Sobhan Roshani); Formal analysis, Y.S.M. and S.R. (Sobhan Roshani); Methodology, S.I.Y. and L.W.Y.L.; Resources, J.R.; Software, S.R. (Saeed Roshani) and J.R.; Writing—original draft, S.R. (Saeed Roshani) and S.R. (Sobhan Roshani); Writing—review & editing, S.I.Y., Y.S.M. and L.W.Y.L. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: All the material conducted in the study is mentioned in the article.

Conflicts of Interest: The authors declare no conflict of interest.

References


